

IPS MIPI 7.0" LCD TFT DATASHEET

Rev.1.2 2021-02-23

ITEM	CONTENTS	UNIT
LCD Type	TFT/Transmissive/Normally Black/IPS	/
Size	7.0	Inch
Viewing Direction	Free	/
Outside Dimensions (W x H x D)	181.60 x 100.60 x 6.23	mm
Active Area (W x H)	154.21 x 85.92	mm
Pixel Pitch (W x H)	0.1506 x 0.1432	mm
Resolution	1024 (RGB) x 600	/
Brightness	1000	cd/m²
LCD Interface Type	MIPI	/
Color Depth	16.7 M	/
Pixel Arrangement	RGB Vertical Stripe	/
LCD Driver	EK79007AD3+EK73217BCGA	/
With/Without Touch	Without Touch Panel	/
Weight	180	g

Note 1: RoHS3 compliant

Note 2: LCM weight tolerance: ± 5%.



1. REVISION RECORD

REV NO.	REV DATE	CONTENTS	REMARKS
1.0	2021-05-28	Initial Release	
1.1	2021-09-02	Updating New Template	
1.2	2023-02-23	Update the chapter of Initialization code. Delete Generic_Short_Write_1P(0x87,0x5A); Add timing characteristic table	



2. CONTENTS

1.	REVISION RECORD	2
2.	CONTENTS	3
3.	MODULE CLASSIFICATION INFORMATION	4
4.	ASSEMBLY GUIDE	5
4	4.1 Mounting frame	5
5.	MODULE DRAWING	6
6.	ABSOLUTE MAXIMUM RATINGS	7
7.	ELECTRICAL CHARACTERISTICS	7
8.	BACKLIGHT ELECTRICAL CHARACTERISTICS	7
9.	ELECTRO-OPTICAL CHARACTERISTICS	8
10.	. INTERFACE DESCRIPTION	10
1	IO.1 TFT assignment	10
11.	TIMING CHARACTERISTICS	12
1	II.1 Input timing table	12
1	11.2 Input timing diagram	13
1	11.3 Low power transmitter AC characteristic	14
1	17.4 High speed transmission	15
1	11.5 High speed clock transmission	16
1	11.6 High speed data transmission in bursts	16
12.	INITIALIZATION CODE	17
13.	INSPECTION	18
1	I3.1 Inspection condition	18
1	3.2 Inspection standard	19
14.	RELIABILITY TEST	20
15.	LEGAL INFORMATION	21



3. MODULE CLASSIFICATION INFORMATION

		70							
1.	2.	3.	4.	5.	6.	7.	8.	9.	10.

NO.	PARAMETER	SYMBOL
1.	BRAND	RV – Riverdi
2.	PRODUCT TYPE	T – TFT Standard
3.	DISPLAY SIZE	70 – 7.0"
4.	MODEL SERIAL NO.	H – High Brightness, IPS
5.	RESOLUTION	S – 1024 x 600 px
6.	INTERFACE	M – MIPI
7.	FRAME	F – With Mounting Metal Frame
8.	BACKLIGHT TYPE	W – LED White
9.	TOUCH PANEL	N – Without Touch Panel
10.	VERSION	00 – (00-99)





4. ASSEMBLY GUIDE

4.1 Mounting frame

For dimensions 3.5", 4.3", 5.0", 7.0" and 10.1" the product with mounting frame version is available. Thanks to the four catches attached to the side, frame provides strong assembly to the surface by mounting element (like the screw, see Figure 1). The frames are specially designed to fit Riverdi products perfectly. The diameter of the mounting hole is 3.5mm.

Figure 1. Mounting frame







6. ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNIT
Power for Circuit Driving	VDD	-0.3	+4.6	V
Operating Temperature	T _{OP}	-20	70	°C
Storage Temperature	T _{ST}	-30	80	°C
Storage Humidity (@ 25 ± 5°C)	H _{ST}	10	-	% RH
Operating Ambient Humidity (@ 25 ± 5°C)	H _{OP}	10	-	% RH

Note. The above are maximum values. If exceeded, they may cause permanent damage to the unit.

7. ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage for Module	VDD	2.6	3.3	3.6	V
Digital Power Current	IDD	-	30	45	mA
Logic Input Signal Voltage	VIH	0.7VDD	-	VDD	V
Logic input signal voltage	VIL	0	-	0.3VDD	V

8. BACKLIGHT ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Backlight Driving Voltage	VF	9.0	9.6	10.2	V
Backlight Driving Current	IF	-	270	315	mA
Backlight Power Consumption	WBL	-	2592	-	mW
Lifetime	-	-	50,000	-	

Note. Operating life means the period in which the LED brightness goes down to 50% of the initial brightness. Typical operating lifetime is the estimated parameter.



9. ELECTRO-OPTICAL CHARACTERISTICS

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 500mm from the LCD surface at a viewing angle of Φ and θ equal to 0°.

ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT	RMK	NOTE
Response Time	Tr+Tf		-	35	-	ms	FIG 2.	4
Contrast Ratio	Cr	θ=O°	-	800	-		FIG 3.	1
Luminance Uniformity	δ WHITE	ø=0° Ta=25 °C	-	75	-	%	FIG 3.	3
Surface Luminance	Lv	Tu-25 C	-	1000	-	cd/m2	FIG 3.	2
		ø = 90°	-	85	-	deg	FIG 4.	
Viewing Angle Range	θ	ø = 270°	-	85	-	deg	FIG 4.	6
		ø = O∘	-	85	-	deg	FIG 4.	
		ø = 180°	-	85	-	deg	FIG 4.	
	Rx		0.578	0.618	0.658	-		
	Ry		0.489	0.329	0.369	-		
	Gx	θ=0°	0.376	0.416	0.456	-		
CIE (x, y) Chromaticity	Gy	%=0°	0.493	0.533	0.573	-	FIC 7	Е
	Bx	=0 Ta=25 °C	0.071	0.111	0.151	-	FIG 3.	5
	Ву	1a-25 C	0.108	0.148	0.188	-		
	Wx		0.270	0.310	0.350	-		
	Wy		0.290	0.330	0.370	-		

Note 1. Contrast Ratio (CR) is defined mathematically as below, for more information see Figure 3.

Contrast Ratio = $\frac{\text{Average Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}{\text{Average Surface Luminance with all black pixels (P1, P2, P3, P4, P5)}}$

Note 2. Surface luminance is the LCD surface from the surface with all pixels displaying white. For more information see Figure 3.

Lv = Average Surface Luminance with all white pixels (P1, P2, P3, P4, P5)

Note 3. The uniformity in surface luminance δ WHITE is determined by measuring luminance at each test position 1 through 5, and then dividing the minimum luminance of 5 points luminance by maximum luminance of 5 points luminance. For more information see Figure 3.

 $\delta \text{ WHITE } = \frac{\text{Minimum Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}{\text{Maximum Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}$

Note 4. Response time is the time required for the display to transition from white to black (Rise Time, Tr) and from black to white (Decay Time, Tf). For additional information see Figure 2. The test equipment is Autronic-Melchers's ConoScope series.

Note 5. CIE (x, y) chromaticity, the x, y value is determined by measuring luminance at each test position 1 through 5, and then make average value.



Note 6. Viewing angle is the angle at which the contrast ratio is greater than 2. For TFT module the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to LCD surface. For more information see Figure 4.

Note 7. For viewing angle and response time testing, the testing data is based on Autronic-Melchers's ConoScope series. Instruments for Contrast Ratio, Surface Luminance, Luminance Uniformity, CIE the test data is based on TOPCON's BM-5 photo detector.

Figure 2. The definition of response time




Figure 3. Measuring method for Contrast ratio, surface luminance, Luminance uniformity, CIE (x, y) chromaticity





Figure 4. The definition of viewing angle





10. INTERFACE DESCRIPTION


10.1 TFT assignment

1 NC - No connection 2 VDD P Power supply 3.3V 3 VDD P Power supply 3.3V 4 NC - No connection 5 RESET I Clobal reset pin. Active low to enter reset state. NOTE Internally pull-up, 6 STBYB I STBYB=1, normal operation. STBYB=0, timing control, source driver will turn off 7 GND P Cround 8 DON I/O Negative MIPI differential data input 9 DOP I/O Positive MIPI differential data input 10 GND P Ground 11 DIN I/O Negative MIPI differential data input 12 DIP I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential data input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/P I Left/Right display control internally pull-up	DIMANO	C)/A/DOI	1/0	DESCRIPTION	NOTE
2	PIN NO.	SYMBOL	1/0	DESCRIPTION	NOTE
3 VDD P Power supply 3.3V 4 NC - No connection 5 RESET I Clobal reset pin. Active low to enter reset state. NOTE Internally pull-up, STBYBB I STBYBB I STBYB=0, timing control, source driver will turn off 7 GND P Ground 8 DON I/O Negative MIPI differential data input 9 DOP I/O Positive MIPI differential data input 10 GND P Ground 11 DIN I/O Negative MIPI differential data input 12 DIP I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential data input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Negative MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	1	NC	-	No connection	
4 NC - No connection 5 RESET I Global reset pin. Active low to enter reset state. NOTE Internally pull-up, 6 STBYB I STBYB=1, normal operation. 5 STBYB I STBYB=1, normal operation. 5 STBYB=0, timing control, source driver will turn off 7 GND P Ground 8 DON I/O Negative MIPI differential data input 9 DOP I/O Positive MIPI differential data input 10 GND P Ground 11 DIN I/O Negative MIPI differential data input 12 DIP I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Negative MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential clock input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - Negative MIPI differential data input 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED - P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note		VDD	Р	Power supply 3.3V	
5 RESET I Global reset pin. Active low to enter reset state. NOTE Internally pull-up, STBYB=1, normal operation. STBYB=0, timing control, source driver will turn off 7 GND P Ground 8 DON I/O Negative MIPI differential data input 9 DOP I/O Positive MIPI differential data input 10 GND P Ground 111 DIN I/O Negative MIPI differential data input 12 DIP I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential data input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P JO Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	3	VDD	Р	Power supply 3.3V	
STBYB	4	NC	-	No connection	
6 STBYB I STBYB=1, normal operation. STBYB=0, timing control, source driver will turn off 7 GND P Ground 8 DON I/O Negative MIPI differential data input 9 DOP I/O Positive MIPI differential data input 10 GND P Ground 11 DIN I/O Negative MIPI differential data input 12 DIP I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential data input 18 DCLKP I/O Negative MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	5	RESET	I	Global reset pin. Active low to enter reset state.	NOTE 1
STBYB=0, timing control, source driver will turn off 7 GND P Ground 8 DON I/O Negative MIPI differential data input 9 DOP I/O Positive MIPI differential data input 10 GND P Ground 11 DIN I/O Negative MIPI differential data input 12 DIP I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential data input 18 DCLKP I/O Negative MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note					
7 GND P Ground 8 DON I/O Negative MIPI differential data input 9 DOP I/O Positive MIPI differential data input 10 GND P Ground 11 DIN I/O Negative MIPI differential data input 12 DIP I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential data input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up	6	STBYB	I	I to the second of the second	
8 DON I/O Negative MIPI differential data input 9 DOP I/O Positive MIPI differential data input 10 GND P Ground 11 DIN I/O Negative MIPI differential data input 12 DIP I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential data input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up				_	
9 DOP I/O Positive MIPI differential data input 10 GND P Ground 11 D1N I/O Negative MIPI differential data input 12 D1P I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential clock input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential data input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	7	GND		Ground	
10 GND P Ground 11 D1N I/O Negative MIPI differential data input 12 D1P I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential clock input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	8			-	
11 D1N I/O Negative MIPI differential data input 12 D1P I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential clock input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note		D0P	1/0	Positive MIPI differential data input	
12 D1P I/O Positive MIPI differential data input 13 GND P Ground 14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential clock input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential clock input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	10	GND		Ground	
13	11	DIN	1/0	Negative MIPI differential data input	
14 D2N I/O Negative MIPI differential data input 15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential clock input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential data input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	12	D1P	1/0	Positive MIPI differential data input	
15 D2P I/O Positive MIPI differential data input 16 GND P Ground 17 DCLKN I/O Negative MIPI differential clock input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential data input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	13	GND	Р	Ground	
16 GND P Ground 17 DCLKN I/O Negative MIPI differential clock input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential data input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	14	D2N	1/0	Negative MIPI differential data input	
17 DCLKN I/O Negative MIPI differential clock input 18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential data input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	15	D2P	1/0	Positive MIPI differential data input	
18 DCLKP I/O Positive MIPI differential clock input 19 GND P Ground 20 D3N I/O Negative MIPI differential data input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	16	GND	Р	Ground	
19 GND P Ground 20 D3N I/O Negative MIPI differential data input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note	17	DCLKN	1/0	Negative MIPI differential clock input	
20 D3N I/O Negative MIPI differential data input 21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note 34 U/D I Up/Down display control, internally pull down	18	DCLKP	1/0	Positive MIPI differential clock input	
21 D3P I/O Positive MIPI differential data input 22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up 34 U/D I Up/Down display control, internally pull down	19	GND	Р	Ground	
22 GND P Ground 23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note 34 U/D I Up/Down display control, internally pull down	20	D3N	1/0	Negative MIPI differential data input	
23 NC - No connection 24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up 34 U/D I Up/Down display control, internally pull down	21	D3P	1/0	Positive MIPI differential data input	
24 NC - No connection 25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up 34 U/D I Up/Down display control, internally pull down	22	GND	Р	Ground	
25 GND P Ground 26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note 34 U/D I Up/Down display control, internally pull down	23	NC	-	No connection	
26 NC - No connection 27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note 34 U/D I Up/Down display control, internally pull down	24	NC	-	No connection	
27 NC - No connection 28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note 34 U/D I Up/Down display control, internally pull down	25	GND	Р	Ground	
28 NC - No connection 29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note 34 U/D I Up/Down display control, internally pull down Note	26	NC	-	No connection	
29 NC - No connection 30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up Note 34 U/D I Up/Down display control, internally pull down	27	NC	-	No connection	
30 GND P Ground 31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up 34 U/D I Up/Down display control, internally pull down	28	NC	-	No connection	
31 LED- P LED Cathode 32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up 34 U/D I Up/Down display control, internally pull down	29	NC	-	No connection	
32 LED- P LED Cathode 33 L/R I Left/Right display control, internally pull-up 34 U/D I Up/Down display control, internally pull down	30	GND	Р	Ground	
33 L/R I Left/Right display control, internally pull-up 34 U/D I Up/Down display control, internally pull down	31	LED-	Р	LED Cathode	
34 U/D I Up/Down display control, internally pull down	32	LED-	Р	LED Cathode	
34 U/D I Up/Down display control, internally pull down	33	L/R	I	Left/Right display control, internally pull-up	N
	34		I		Note 2
	35		-		
36 NC - No connection	36		-	No connection	
37 NC - No connection	37		-	No connection	
38 NC - No connection			-		
39 LED+ P LED Anode			Р		
40 LED+ P LED Anode					

I: input, O: output, P: Power




Note 1: Recommended Reset circuit:



Note 2: U/D (Pin 34) is internally pull-down, and R/L (Pin 33) is internally pull-up. The default scanning direction is up to down, left to right.

SETTING OF SCAN CONTROL	SCANNING DIRECTION	
U/D	L/R	
GND	VDD	Up to down, left to right
VDD	GND	Down to up, right to left
GND	GND	Up to down, right to left
VDD	VDD	Down to up, left to right

Definition of scanning direction, refer to the figure as below:





11. TIMING CHARACTERISTICS

11.1 Input timing table

DE MODE

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
DCLK frequency (Frame rate 60Hz)	fclk	40.8	51.2	67.2	MHz
Horizontal display area	thd		1024		DCLK
HSYNC period time	th	1114	1344	1400	DCLK
HSYNC blanking	thb+thfp	90	320	376	DCLK
Vertical display area	tvd		600		Н
VSYNC period time	tv	610	635	800	Н
VSYNC blanking	tvb+tvfp	10	85	200	Н

HV MODE- Horizontal input timing

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Horizontal display area	thd		1024		DCLK
DCLK frequency (frame rate 60Hz)	fclk	44.9	51.2	63	MHz
1 Horizontal Line	th	1200	1344	1400	DCLK
HSYNC pulse width	thpw	1	70	140	DCLK
HSYNC blanking	thb	160	160	160	DCLK
HSYNC front porch	thfp	16	160	216	DCLK


HV MODE -Vertical input timing

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Vertical display area	tvd		600		Н
VSYNC period time	tv	624	635	750	Н
VSYNC pulse width	tvpw	1	10	20	Н
VSYNC back porch	tvb	23	23	23	Н
VSYNC front porch	tvfp	1	12	127	Н




11.2 Input timing diagram

Horizontal input timing




Vertical input timing





11.3 Low power transmitter AC characteristic


PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
15%~85% rising time and falling time		T_{RLP}/T_{FLP}	-	-	25	
30%~85% rising tim	e and falling time	T_{REOT}	-	-	35	
	First LP EXOR clock pulse					
Pulse width of LP	after STOP state or LAST	T _{lp-pulse-tx}	40	-	-	ns
exclusive -OR clock	pulse before stop state					
	All other pulses		20	-	-	
Period of the LP EXOR clock		T _{LP-PER-TX}	90	-	-	
Slew Rate @CLOAD	Slew Rate @CLOAD =0pF		30	-	500	
Slew Rate @CLOAD =5pF		$\delta V/\delta t_{SR}$	30	-	200	mV/ns
Slew Rate @CLOAD =20pF		OV /OLSR	30	-	150	
Slew Rate @CLOAD =70pF			30	-	100	
Load Capacitance		T_RLP	-	-	70	рF





11.4 High speed transmission


PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
UI instantaneous	UI _{INST}	2	-	12.5	ns
Data to Clock Skew (measured at transmitter)	T _{SKEW(TX)}	-0.15	-	0.15	
Data to Clock Setup time (Measured at receiver)	T _{SETUP(RX)}	0.15	-	-	UI _{INST}
Data to Clock Hold time (Measured at receiver)	T _{HOLD(RX)}	0.15	-		
20%~80% rising time and falling time	тт	150	-	-	ps
20/0°-00/0 fishing time and falling time	T_R,T_F	-	-	0.3	UI_{INST}






11.5 High speed clock transmission

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Time that the transmitter shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	T _{CLK-POST}	60+52UI	-	-	
Detection time that the clock has stopped toggling	T _{CLK-MISS}	-	-	60	
Time to drive LP-00 to prepare for HS clock transmission	T _{CLK-PREPARE}	38	-	95	ns
Minimum lead HS-0 drive period before starting clock	T _{CLK-PREPARE+} T _{CLK-ZERO}	300	-	-	
Time to enable Clock Lane receiver line termination measured from when Dn cross V _{IL,MAX}	T _{HS-TERM-EN}	-	-	38	
Minimum time that the HS clock must be prior to any associated data lane beginning the transmission from LP to HS mode	T _{CLK-PRE}	8	-	-	UI
Time to drive HS differential state after last payload clock bit of a HS transmission burst	T _{CLK} -TRAIL	60	-	-	ns



11.6 High speed data transmission in bursts





12. INITIALIZATION CODE

DCS_Short_Write_NP(0x01); //Software Reset

Delay (120);

Generic_Short_Write_1P(0xB2,0x70); //Set Channels 2LANE:0x50; 3LANE:0x60; 4LANE:0x70

Generic_Short_Write_1P(0x80,0x4B); //Set Gamma voltage

Generic_Short_Write_1P(0x81,0xFF); //Set Gamma voltage

Generic_Short_Write_1P(0x82,0x1A); //Set Gamma voltage

Generic_Short_Write_1P(0x83,0x88); //Set Gamma voltage

Generic_Short_Write_1P(0x84,0x8F); //Set Gamma voltage

Generic_Short_Write_1P(0x85,0x35); //Set Gamma voltage

Generic_Short_Write_1P(0x86,0xB0); //Set Gamma voltage

DCS_Short_Write_NP(0x11); //Exit Sleep Mode

Delay (120);

DCS_Short_Write_NP(0x29); //Display on; 0x28 is display off

Delay (20);



13.INSPECTION

Standard acceptance/rejection criteria for TFT module

13.1 Inspection condition

Ambient conditions:


• Temperature: 25 ± 2°C

• Humidity: (60 ± 10) %RH

• Illumination: Single fluorescent lamp non-directive (300 to 700 lux)

Viewing distance: 35 ± 5cm between inspector bare eye and LCD.

Viewing Angle: U/D: 45°/45°, L/R: 45°/45°





13.2 Inspection standard

ITEM	M CRITERION						
				Size = 7"			
Black spots, white spots,	x	Average Diameter D ≤ 0.2 mm			Qualified Qty Ignored		
light leakage,	•	0.2 mm < D	0.2 mm < D ≤ 0.3 mm			N≤3	
Foreign Particle (round Type)		0.5mm < D	0.5mm < D		Not allowed		
	D=(x+y)/2 Spot's density: 10 mm	0.5mm < D					
	Width			Size = 7"			
	→ ←	Length		Width		Qualified Qty	
LCD black spots, white spots,)	-		W ≤ 0.0	5	Ignored	
light leakage (line Type)	Length	L ≤ 5.0		0.05 < W ≤	60.1	3	
(iiiie iype)				0.1 < W		Not allowed	
		Size	= 7"			I	
Bright/Dark	ltem		Qualified Qty				
Dots	Bright dots			N≤2			
	Dark dots			N≤3			
	Total bright and da	ark dots Size = 7"			V≤4	N2+	
	Average Diameter Qualified Qty			Otv			
	D < 0.2 mm			Ignored			
Clear spots	0.2 mm < D < 0.3 mm			191	4	<u> </u>	
	0.2 mm < D < 0.5 mm		2				
	0.5 mm < D		0				
	0.0 111111 2	Size	= 7"				
Polarizer	Average Diame			Qualified Qty			
bubbles	D ≤ 0.2 mm		Ignored				
	0.2 mm < D ≤ 0.5	_					
	0.5 mm < D		0				
		Size ≥ 5"					
Touch panel	Average Diameter			Qualified Qty			
Touch panel spot	D < 0.25 mm		Ignored				
Spot	0.25 mm < D < 0.5 mm		4				
	0.5 mm < D		0				
		Size	≥ 5"				
Touch panel	Length Width		Qualified Qty				
White line	-	W < 0.03		Ignored			
Scratch	L < 5.0	0.03 < W < 0.05		2			
	-	0.05 < W		0	0		



14. RELIABILITY TEST

NO.	TEST ITEM	TEST CONDITION			
1	High Temperature Storage	80°C/120 hours			
2	Low Temperature Storage	-30°C/120 hours			
3	High Temperature Operating	70 °C /120 hours			
4	Low Temperature Operating	-20°C/120 hours			
5	High Temperature and High Humidity	Humidity 40°C, 90%RH, 120Hrs			
		-20°C for 30min, 70°C for 30 min.			
6	Thermal Cycling Test (No operation)	100 cycles. Then test at room			
		temperature after 1 hour			
		Frequency: 10 ÷ 55 Hz. Stroke: 1.5 mm.			
7	Vibration Test	Sweep: 10Hz ÷ 55Hz ÷ 10 Hz.			
,		2 hours for each direction of X, Y, Z			
		(Total 6 hours)			
8	Dagkaga Dran Tost	Height: 60 cm			
0	Package Drop Test	1 corner, 3 edges, 6 surfaces			
		Air: ±2 kV,			
9	ESD Test	Human Body Mode,			
		100 pF /1500 Ω			

Note 1. Sample quantity for each test item is 5 ÷ 10 pcs.

Note 2. Before cosmetic and function test, the product must have enough recovery time, at least 2 hours at room temperature.



15.LEGAL INFORMATION

CE marking is usually obligatory only for a complete end product. Riverdi display modules are semi-finished goods which are used as inputs to become part of the finished products.

Therefore, Riverdi display modules are not CE marked.

Riverdi grants the guarantee for the proper operation of the goods for a period of 12 months from the date of possession of the goods. If in a consequence of this guaranteed execution the customer has received the defects-free item as replacement for the defective item, the effectiveness period of this guarantee shall start anew from the moment the customer receives the defects-free item.

Information about device is the property of Riverdi and may be the subject of patents pending or granted. It is not allowed to copy or disclosed this document without prior written permission.

Riverdi endeavors to ensure that all contained information in this document is correct but does not accept liability for any error or omission. Riverdi products are in developing process and published information may be not up to date. Riverdi reserves the right to update and makes changes to Specifications or written material without prior notice at any time. It is important to check the current position with Riverdi.

Images and graphics used in this document are only for illustrative the purpose. All images and graphics are possible to be displayed on the range products of Riverdi, however the quality may vary. Riverdi is no liable to the buyer or to any third party for any indirect, incidental, special, consequential, punitive or exemplary damages (including without limitation lost profits, lost savings, or loss of business opportunity) relating to any product, service provided or to be provided by Riverdi, or the use or inability to use the same, even if Riverdi has been advised of the possibility of such damages.

Riverdi products are not fault tolerant nor designed, manufactured or intended for use or resale as on line control equipment in hazardous environments requiring fail–safe performance, such as in the operation of nuclear facilities, aircraft navigation or communication systems, air traffic control, direct life support machines or weapons systems in which the failure of the product could lead directly to death, personal injury or severe physical or environmental damage ('High-Risk Activities'). Riverdi and its suppliers specifically disclaim any expressed or implied warranty of fitness for High-Risk Activities. Using Riverdi products and devices in 'High-Risk Activities' and in any other application is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Riverdi from all damages, claims or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Riverdi intellectual property rights.



Hi, I am here to help you!
If you have any additional questions, please contact our support via email: contact@riverdi.com