




Preliminary Specification

PRODUCT NUMBER: PRODUCT DESCRIPTION:

90L9939801000 RGS18160128FR000



RITDISPLAY CORP. APPROVED

- 1 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	■ INITIAL RELEASE	2019. 04. 11	

- 2 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	6
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. LIFETIME SPECIFICATION	9
8. INTERFACE	10
8.1 FUNCTION BLOCK DIAGRAM	
8.2 PANEL LAYOUT DIAGRAM	
8.3 PIN ASSIGNMENTS	
8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
8.5 INTERFACE TIMING CHART	
9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	15
9.1 POWER ON / OFF SEQUENCE	
9.2 APPLICATION CIRCUIT	
9.3 COMMAND TABLE	
10. RELIABILITY TEST CONDITIONS	17
11. EXTERNAL DIMENSION	18
12. PACKING SPECIFICATION	19
13. OUTGOING INSPECTION PROVISION	20
14. APPENDIXES	27

- 3 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

C) RITEK GROUP RiTdisplay Corporation

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored in the original packages at $25 \,^{\circ}C \pm 5 \,^{\circ}C$, $55\% \pm 10\%$ RH or used as the conditions specified in the specifications.

Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : 65K colors
- Panel resolution : 160x3x128
- Driver IC : SSD1333Z
- Excellent quick response time.
- Extremely thin thickness for best mechanism design : 2.027 mm
- High contrast : 10,000:1
- Wide viewing angle : 160°
- Interface: 8 bits 6800/8080-series parallel Interface, 3/4 wire serial peripheral interface.
- Wide range of operating temperature : -40 to 70 °C
- Anti-glare polarizer.

4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	160 x 3 x 128	dot
2	Dot Size	0.048 (W) x 0.199 (H)	mm ²
3	Dot Pitch	0.073 (W) x 0.219 (H)	mm ²
4	Aperture Rate	60	%
5	Active Area	35.015 (W) x 28.012 (H)	mm ²
6	Panel Size	39.6 (W) x 35.52 (H)	mm ²
7*	Panel Thickness	1.82 ± 0.1	mm
8	Module Size	39.6 (W) x 60.52 (H) x 2.027 (T)	mm ³
9	Diagonal A/A size	1.77	inch
10	Module Weight	TBD	gram

* Panel thickness includes substrate glass, cover glass and UV glue thickness.

- 5 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD^{©RITEK GROUP} **RITDISPLAY** Corporation

5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V_{DD})	-0.3	4	V	Ta = 25 ℃	IC maximum rating
Supply Voltage (Vcc)	8	19	V	Ta = 25 ℃	IC maximum rating
Operating Temp.	-40	70	°C	-	-
Storage Temp	-40	85	C	-	Note (2)

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80 ℃.

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN	ΤΥΡ	МАХ	UNIT
V _{CC}	Operating Voltage (for OLED panel)	Ta = 25 ℃	16.5	17	17.5	V
V _{DD}	Digital power supply	Ta = 25℃	1.65	1.8	3.5	V
V _{OH}	High Logic Output Level	I _{OUT} = 100uA, 10MHz	0.9* V _{DD}	-	V_{DD}	V
V _{OL}	Low Logic Output Level	I _{OUT} = 100uA, 10MHz	0	-	0.1*V _{DD}	V
V _{IH}	High Logic Input Level	-	$0.8^* V_{DD}$	-	V_{DD}	V
VIL	Low Logic Input Level	-	0	-	$0.2^{*}V_{\text{DD}}$	V

Note: The V_{CC} input must keep in a stable value; ripple and noise are not allowed.

- 6 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD RITEK GROUP Ritdisplay Corporation

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
			51		
Normal mode current	-	49	-	mA	All pixels on (1)
(ICC)	-	11	12	mA	20% pixels on (1)
Standby mode current	-	3	4	mA	Standby mode
(ICC)					10% pixels on (2)
Normal mode power	-	833	867	mW	All pixels on (1)
consumption	-	187	204	mW	20% pixels on (1)
Standby mode power		51	68	mW	Standby mode
consumption	_	51	00	11177	10% pixels on (2)
IDD sleep mode			10	uA	Sleep mode
current	-	-	10	uA	Current (3)
ICC sleep mode			10	uA	Sleep mode
current	-	-	10	UA	Current (3)
Normal Luminance	60	70	-	cd/m ²	Display Average
Standby Luminance	-	20	-	cd/m ²	
CIEx(White)	0.28	0.32	0.36		
CIEy(White)	0.31	0.35	0.39		
CIEx(Red)	0.62	0.66	0.70		
CIEy(Red)	0.29	0.33	0.37		x, y (CIE 1931)
CIEx(Green)	0.26	0.30	0.34		x, y (OIE 1931)
CIEy(Green)	0.59	0.63	0.67		
CIEx(Blue)	0.10	0.14	0.18		
CIEy(Blue)	0.14	0.18	0.22		
Dark Room Contrast	10,000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

Note:

(1) Normal mode condition :

- Driving Voltage(VCC) : 17V
- Master contrast setting : 0x0f
- Red contrast setting : 0x50
- Green contrast setting : 0x2d
- Blue contrast setting : 0x4b
- Frame rate : 105Hz
- Duty setting : 1/128

CD ^{© RITEK GROUP} RiTdisplay Corporation

(2) Standby mode condition :

- Driving Voltage(VCC) : 17V
- Master contrast setting : 0x0f
- Red contrast setting : 0x0f
- Green contrast setting : 0x0d
- Blue contrast setting : 0x11
- Frame rate : 105Hz
- Duty setting : 1/128
- (3) Sleep mode condition :

When send 0xAE command OLED display off and memory data will be maintained.

(4) Wake up condition :

When send 0xAF command OLED will be turned on.

- 8 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



7. LIFETIME SPECIFICATION

ITEM	MIN UN		Condition	Remark
Life Time	13,000	Hrs	70 cd/m², alternating checkerboard	Note (1)

Note:

(A) Under Vcc = 17V

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.


(1) Setting of 70 cd/m^2 :

- Master contrast setting : 0x0f
- Red contrast setting : 0x50
- Green contrast setting : 0x2d
- Blue contrast setting : 0x4b
- Frame rate : 105Hz
- Duty setting : 1/128




8. INTERFACE

8.1 FUNCTION BLOCK DIAGRAM



RiTdisplay 160X3x128 OLED Module

8.2 PANEL LAYOUT DIAGRAM



- 10 -REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{ØRITEK GROUP} **RiTdisplay Corporation**

8.3 PIN ASSIGNMENTS

Pin No.	Pin Name		Setting a	at each inte	erface
		Description	8080 parallel	4 wire SPI	IIC
1	VLSS	Analog system ground pin.			
2	VSL	This is segment voltage reference pin.			
3	VCOMH	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.			
4	VP	This pin is the segment pre-charge voltage reference pin.			
5	VCC	Power supply for panel driving voltage.			
6	IREF	This is an internal voltage reference pin. A capacitor should be connected to this pin and VSS.			
7	VSS	Ground pin.			
8	VDD	Power supply pin for core logic operation.			
9	RES#	This is a reset signal input. Low active.			
10	D/C#	This pin is Data/Command control pin	D/C#	D/C#	NA
11	CS#	This pin is the chip select input. Low active.	CS#	CS#	NA
12	BS2		High	Low	NA
13	BS1	MCU bus interface selection pins.	High	Low	NA
14	BS0		Low	Low	NA
15	R/W	This pin is read / write control input pin connecting to the MCU interface. 8080: data write enable pin; 6800:Read/Write select pin.	R/W	Tie LOW	NA
16	E/RD	8080: data read enable pin; 6800:Read/Write enable pin.When serial interface is selected, this pin must be connected to VSS.	E/RD	Tie LOW	NA
17	D0		D0	SCLK	NA
18	D1		D1	SDIN	NA
19	D2	These pins are bi-directional data bus connecting to the MCU data bus.	D2	SDIN	NA
20	D3	When serial interface mode is selected, D2, D1	D3	Tie LOW	NA
21	D4	should be tied together as the serial data input: SDIN, and D0 will be the serial clock input: SCLK.	D4	Tie LOW	NA
22	D5		D5	Tie LOW	NA
23	D6		D6	Tie LOW	NA

- 11 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD RITEK GROUP Ritdisplay Corporation

http://www.ritdisplay.com

24	D7		D7	Tie LOW	NA
25	VSS	Ground pin.			
26	VDD	Power supply pin for core logic operation.			
27	VCC	Power supply for panel driving voltage.			
28	VP	This pin is the segment pre-charge voltage reference pin.			
29	VCOMH	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.			
30	VSL	This is segment voltage reference pin.			
31	VLSS	Analog system ground pin.			

Note

(1) Low is connected to VSS

(2) High is connected to VDD

RiTdisplay Corporation

8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 176 x 176 x16bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 16-bit data. Sub-pixels for color A, C have 5 bits and B have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below figures.

						1	1	1 .						
Segment	Normal		0	-		1		2	 	174		_ 175		
Address	Remapped		175			174		173	 	1		0		
C	olor	А	В	С	А	В	С	А		С	A	В	С	
D	ata format		_B5			B5			 			B5		
		A4	B4	C4	A4	B4	C4	A4	 	C4	A4	B4	C4	
		A3	B3	C3	A3	B3	C3	A3	 	C3	A3	B3	C3	
Common		A2	B2	C2	A2	B2	C2	A2	 	C2	A2	B2	C2	
Address		A1	B1	C1	A1	B1	C1	A1	 	C1	Al	B1	C1	
		A0	BO	00	A0	BO	C0	A0	 	C0	A0	B0	C0	ſ
Normal	Remapped													l
0	175	5	6	5	5	6	5	5	 	5	5	6	5	
1	174	5	6	5	5	6	5	5	 	5	5	6	5	
2	173	5	6	5	5	6	5	5	 	5	5	6	5	L
3	172	5	6	5	5	6	5	5	 	5	5	6	5	l
4	171	5	6	5	5	6	5	5	 	5	5	6	5	
5	170	5	6	5	5	6	5	5	 	5	5	6	5	l
6	169	5	6	5	5	6	5	5	 	5	5	6	5	
7	168	5	6	no. of bits	in this cell		5	5	 	5	5	6	5	L
:	:	:	:	:	:	:	:	:	 	:	:	:	:	
:	:	:	:	:	:	:	:	:	 	:	:	:	:	L
:	:	:	:	:	:	:	:	:	 	:	:	:	:	
171	4	5	6	5	5	6	5	5	 	5	5	6	5	ŀ
172	3	5	6	5	5	6	5	5	 	5	5	6	5	
173	2	5	6	5	5	6	5	5	 	5	5	6	5	ŀ
174	1	5	6	5	5	6	5	5	 	5	5	6	5	
175	0	5	6	5	5	6	5	5	 	5	5	6	5	L
SEG	output	SA0	SBO	SC0	SA1	SB1	SC1	SA2	 	SC174	SA175	SB175	SC175	

65k Color Depth Graphic Display Data RAM Structure


- 13 -REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

8.5 INTERFACE TIMING CHART

8080-Series MCU Parallel Interface Timing Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
tCYCLE	Clock Cycle Time (write)	300	- 7 -	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
tosw	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
toн	Output Disable Time	-	-	46	ns
tACC	Access Time	-	-	140	ns
tpwlr	Read Low Time	150	-	-	ns
tpwlw	Write Low Time	60	-	-	ns
t pwhr	Read High Time	60	-	-	ns
t _{PWHW}	Write High Time	60	-	-	ns
t _R	Rise Time	-	-	15	ns
tF	Fall Time	-	-	15	ns
tcs	Chip select setup time	0	-	-	ns
tcsн	Chip select hold time to read signal	0	-	-	ns
tcsf	Chip select hold time	20	-	-	ns

8080-series MCU parallel interface characteristics



Note

(1) when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead.

- 14 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{© RITEK GROUP} RiTdisplay Corporation

9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT 9.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1333.


Power ON sequence:

1. Power ON VDD

2. After VDD become stable, wait at least 20ms (t_0), set RES# pin LOW (logic low) for at least 3us (t_1)⁽⁴⁾ and then HIGH (logic high).


3. After set RES# pin LOW (logic low), wait for at least 3us (t₂). Then Power ON VCC.⁽¹⁾

4. After VCC become stable, send command AFh for display ON. SEG/COM will be ON after $100ms(t_{AF})$.



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF VCC.^{(1), (2)}
- 3. Power OFF VDD after t_{OFF} .⁽⁴⁾ (where Minimum t_{OFF} =80ms, typical t_{OFF} =100ms)




Note:

- $(1)V_{CC}$ should be kept float (i.e. disable) when it is OFF.
- (2) Power Pins (V_{DD} , V_{CC}) can never be pulled to ground under any circumstance.
- (3) The register values are reset after t1.
- (4) V_{DD} should not be Power OFF before V_{CC} Power OFF.

- 15 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay. CD RITEK GROUP RiTdisplay Corporation

9.2 APPLICATION CIRCUIT



Recommend components:

C1:4.7uF/25V(0805)

C3: 4.7uF/25V (Tantalum type) or VISHAY (572D475X0025A2T)

- C2, C4 : 1uF/16V(0603)
- R1: 1M ohm (0603) 1%
- R2: 49.9 ohm 1/4W
- D1,D2: RB480K (ROHM)

This circuit is for 8080 8bit interface.

9.3 COMMAND TABLE

Refer to IC Spec.: SSD1333



10. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 ℃, 120hrs	5
3	Low temp. (Operation)	-40 ℃, 120hrs	5
4	High temp. / High humidity (Operation)	65 <i>°</i> C, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40℃ ~85℃ (-40℃ /30min; transit /3min; 85℃ /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle < 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

CORITEK GROUP RiTdisplay Corporation

11. EXTERNAL DIMENSION



- 18 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



12. PACKING SPECIFICATION

TBD

- 19 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



13. OUTGOING INSPECTION PROVISION

1. 抽樣方法 / SAMPLING METHOD

- (1) MIL-STD-1916 / 驗證水準 level III / 正常檢驗 / 單次樣品檢驗 MIL-STD-1916 / inspection level III / normal inspection / single sample inspection
- (2) 主要缺陷 Level III; 次要缺陷 Level II Major Level III; Minor Level II

		MIL-ST	D-1916	樣本代写	₽對照表			
#11.日	驗證水準(VL)							
批量	VII	VI	V	IV	III	Π	I	
$2 \sim 170$	А	Α	А	Α	А	А	Α	
$171 \sim 288$	А	А	Α	Α	А	А	В	
$289 \sim 544$	А	А	Α	Α	А	В	С	
$545 \sim 960$	А	Α	А	Α	В	С	D	
$961 \sim 1632$	А	Α	Α	В	С	D	Е	
$1633 \sim 3072$	А	Α	В	С	D	Е	Е	
$3073 \sim 5440$	А	В	С	D	Е	Е	Е	
$5441 \sim 9216$	В	С	D	Е	Е	Е	Е	
$9217 \sim 17408$	С	D	Е	Е	E	Е	Е	
$17409 \sim 30720$	D	Е	Е	Е	Е	Е	Е	
≧ 30721	Е	Е	Е	Е	Е	Е	Е	

樣本 代字 (CL)	驗證水準(VL)							
	Т	VII	VI	V	IV	=	=	I
	樣本大小							
A	3072	1280	512	192	80	32	12	5
В	4096	1536	640	256	96	40	16	6
С	5120	2048	768	320	128	48	20	8
D	6144	2560	1024	384	160	64	24	10
E	8192	3072	1280	512	192	80	32	12

- 20 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ©RITEK GROUP **RITDISPLAY Corporation**

2. 檢驗條件 / INSPECTION CONDITION

檢查和測量在下列條件下進行的,除非另有規定。

The inspection and meaurement are performed under the following conditions, unless otherwise specified.

溫度 / Temperature: 25±5℃

濕度 / Humidity: 50±10%R.H.

壓力 / Pressure: 860~1060hPa (mbar)

檢驗員拿的面板和眼睛之間的距離 / Distance between the panel and

eyes of the inspector $\geq\!30\text{cm}$

- 21 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



3. 品質檢驗規格 / SPECIFICATION FOR QUALITY CHECK

3.1 缺陷分類 / DEFECT CLASSIFICATION

嚴重度	檢驗項目	缺陷	備註
Severity	Inspection Item	Defect	Remark
主要缺陷	1. 面板	(1) 無顯示	
Major	Panel	Non-displaying	
Defect		(2) 線缺陷	
		Line defects	
		(3) 故障	
		Malfunction	
		(4) 玻璃破損	
		Glass cracked	
	2. 軟板	(1) 軟板尺寸超規	不能組裝
	Film	Film dimension out of	Can not be
		specification	assembled
	3. 尺寸	(1) 外形尺寸超規	
	Dimension	Outline dimension out	
		of specification	
次要缺陷 Minor	1. 面板 Panel	(1) 玻璃刮傷	
Defect	Panei	Glass scratch (2) 玻璃切割異常	
Delect		(2) 坂埚切割共吊 Glass cutting NG	
		(3) 玻璃崩邊、崩角	
		Glass chip	
	2. 偏光板	(1) 偏光板刮傷	
	Polarizer	Polarizer scratch	
		(2) 表面汙漬	外觀缺陷
		Stains on surface	Appearance
		(3) 偏光板氣泡	defect
		Polarizer bubbles	uoroot
	3. 顯示	(1) 暗點、亮點、髒污	
	Displaying	Dim spot Bright spot dust	
	4. 軟板	(1) 損傷	
	Film	Damage	
		(2) 異物	
		Foreign material	

- 22 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



3.2 出貨規格 / OUTGOING SPECIFICATION

項目 Item	描述 Description	標準 Criterion	允收 水準 AQL			
I. 面板 Panel	1. 玻璃刮傷 Glass scratch	寬 / Width (mm) W長 / Length (mm) L容許個數 number of pieces permittedW ≤ 0.03忽略 lgnore忽略 lgnore0.03< W ≤ 0.05	次要 Minor			
	2. 玻璃破損 Glass crack	 (1) 裂紋 / Crack 擴展裂紋是不能接受的。 Propagation crack is not acceptable. 				
	3. 玻璃崩邊 ∖ 崩角 Glass chip	(1) 崩角 / Chip on corner				
		(2) 崩邊 / Chip on edge	次要 Minor			

- 23 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{ØRITEK GROUP} **RiTdisplay Corporation**

項目	描述		允收				
ltem	Description	標準 Criterion					水準
Ⅰ. 面板	3. 玻璃崩邊、崩角						AQL 次要
Panel	Glass chip	崩角		Minor			
		, Chip on	Size (mm)	崩邊 Chip on	Size (mm		
		corner	()	edge	(/	
		X	≦1.5	X	≦3.0)	
		Y	≦2.0	Y	≦1.0)	
		Z	≦t	Z	≦t		
		備註 / Note):	1			
		1.t= 玻璃	享度				
		•	thickness				
		2. 崩邊或崩					
		Chip on t contact is					
	4. 尺寸	請參閱圖紙的規範。					主要
	Dimension	Refer to the drawing of the spec					Major
II. 偏光板	1.刮傷	點狀按照"	次要				
Polarizer	Scratch	Spot type in accordance with the criteria of "Item II-3. Polarizer bubble". 線狀按照"項目 I-1 玻璃刮傷"的標準。 Line type in accordance with the criteria of "Item I-1. Glass scratch".				Minor	
	2. 表面汙漬	表面汙漬無			吃饭都	家母	次要
	L. 农曲/ 項 Stains on	去除。	- 八安 Minor				
	surface	Stains cannot be removed even when wiped					WIIIIOI
		lightly with a soft cloth or similar cleaning.					
	3. 偏光板氣泡	(mm)					次要
	Polarizer	r	⊣ _∔	容許個	,		Minor
	bubble		己寸	numbe			
			Size	pieces per	rmitted		
		4	Þ≦0.2	忽略			
				Ignor	e		
			⊅≦0.5	2			
		0.5<0		0			
			示區外	忽略			
		bey	ond A.A.	lg or	е		

- 24 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



項目 Item	描述 Description	標準 Criterion	允收 水準 AQL
III. 顯示 Displaying	1. 耗電 Power consumption	該模組的工作電流消耗不應超出產品規格書的 規範。 The module operating current consumption should not go beyond the standard indicated in Product Specification	主要 Major
	2. 像素尺寸 Pixel size	顯示像素的尺寸的公差應規格的±25%之内。 The tolerance of display pixel dimension should be within ±25% of specification.	次要 Minor
	3. 顏色 Color	依據產品規格。 Refer to the product specification.	主要 Major
	4. 亮度 Luminance	依據產品規格。 Refer to the product specification.	主要 Major
	5. 暗點、亮點 、 髒污 Dimming spot、Lighting spot、Dust	1.	次要 Minor



項目 Item	描述 Description	標準 Criterion	允收 水準 AQL	
III. 顯示 Displaying	5. 暗點、亮點 、 髒污 Dimming spot、Lighting spot、Dust	2. $\begin{array}{c c c c c c c c c c c c c c c c c c c $	次要 Minor	
Ⅳ. 軟板 Film	1. 尺寸 Dimension 2. 損傷 Damage	軟板尺寸超規。 Film dimension out of Spec. 破損;深刮傷;深摺痕;深壓痕或其他損害是 不能接受的。 Crack; deep scratch; deep fold; deep pressure mark or other damage is not acceptable.	主要 Major 次要 Minor	
	3. 異物 導電異物附著在導線,軟板和玻璃之間的異物 Foreign 是不能接受的。 material Conductive foreign material sticking to the leads, foreign material between film and glass are not acceptable.			

^{- 26 -} REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



14. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.


B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

Contrast Ratio = Luminance of all pixels on measurement Luminance of all pixels off measurement

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.



^{- 27 -} REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

http://www.ritdisplay.com

CD RITEK GROUP RiTdisplay Corporation

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.




Figure 3 Viewing angle


- 28 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



APPENDIX 2: MEASUREMENT APPARATUS

A. LUMINANCE/COLOR COORDINATE


PHOTO RESEARCH PR-670, MINOLTA CS-100



PR-670 / MINOLTA CS-100 Color Analyzer


B. CONTRAST / RESPONSE TIME / VIEWING ANGLE

WESTAR CORPORATION FPM-510



Westar FPM-510 Display Contrast / Response time / View angle Analyzer

C. ESD ON AIR DISCHARGE MODE



- 30 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{© RITEK GROUP} RiTdisplay Corporation

APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling

1. When handling the module, wear powder-free anti static rubber finger cots/ anti-static clothing, anti-static gloves ,antistatic wrist strap and anti-static shoes

The environment should dispose the static elimination blower, anti-static pad, anti-static chair, and anti-static floor. The humidity maintains usually more than 40%




2. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).


- 31 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD © RITEK GROUP RiTdisplay Corporation

http://www.ritdisplay.com



3. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.




- 32 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ØRITEK GROUP **RiTdisplay** Corporation

4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.



- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.



7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.




- 33 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{ØRITEK GROUP} **RiTdisplay Corporation**

 Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).




9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.




- 34 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{ØRITEK GROUP} **RiTdisplay Corporation**


Use finger to insert COF /FPC into the connector when assembling the panel. Please refer to the photo.



COF: Use both thumbs




- 10. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 11. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering, and also avoid the high temperature to damage the Organic light-emitting materials.



- 35 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



- 13. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 14. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 15. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - 1. Use pulse heated bonding tool equipment
 - Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.S
 - 3. Bonding Force:--4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- ii. TAB Lead- free soldering wire process
 - In case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5 °C at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 ℃, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 °C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

CD ^{© RITEK GROUP} RiTdisplay Corporation

Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.




- 37 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{© RITEK GROUP} RiTdisplay Corporation

4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.


^{- 38 -} REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD [©]RITEK GROUP RiTdisplay Corporation

- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.



Scrolling example




- 39 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD^{©RITEK GROUP} RiTdisplay Corporation

Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



Precautions for Storage and Reliability Test

1. Storage

Store the packed cartons or packages at 25 ℃±5 ℃, 55%±10%RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

2. Reliability Test

RiTdisplay only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.

- 41 - REV.: X01 2019/04/11 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.