

Preliminary Specification

PRODUCT NUMBER: 90L9943401000
PRODUCT DESCRIPTION: RGS19176176FH000

CUSTOMER	
APPROVED BY	
ATTRO-122.	
ATE:	

RITDISPLAY CORP. APPROVED



REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	■ INITIAL RELEASE	2021. 01. 13	



CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	6
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. LIFETIME SPECIFICATION	9
8. INTERFACE	10
8.1 FUNCTION BLOCK DIAGRAM	
8.2 PANEL LAYOUT DIAGRAM	
8.3 PIN ASSIGNMENTS	
8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
8.5 INTERFACE TIMING CHART	
9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	14
9.1 POWER ON / OFF SEQUENCE	
9.2 APPLICATION CIRCUIT	
9.3 COMMAND TABLE	
10. RELIABILITY TEST CONDITIONS	16
11. EXTERNAL DIMENSION	17
12. PACKING SPECIFICATION	18
13. OUTGOING INSPECTION PROVISION	19
14. APPENDIXES	26



1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored in the original packages at 25 ℃±5 ℃, 55%±10%RH or used as the conditions specified in the specifications.

Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color: 65K colors
- Panel resolution: 176x3x176Driver IC: SPD1333U5R1
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 1.61 mm
- High contrast: 10,000:1
- Wide viewing angle: 160°
- Interface: 8/16 bits 6800/8080-series parallel Interface, 3/4 wire serial peripheral interface.
- Wide range of operating temperature : -40 to 70 ℃
- Anti-glare polarizer.

- 4 - REV.: X01 2021/01/13



4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	176 x 3 x 176	dot
2	Dot Size	0.045 (W) x 0.175 (H)	mm ²
3	Dot Pitch	0.065 (W) x 0.195 (H)	mm ²
4	Aperture Rate	62	%
5	Active Area	34.3 (W) x 34.3 (H)	mm ²
6	Panel Size	39.5 (W) x 38.8 (H)	mm ²
7*	Panel Thickness	1.42 ± 0.15	mm
8	Module Size	39.7 (W) x 52.6 (H) x 1.61 (T)	mm ³
9	Diagonal A/A size	1.91	inch
	Module Weight	TBD	gram

^{*} Panel thickness includes substrate glass, cover glass and UV glue thickness.



5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	-0.3	4	V	Ta = 25°C	IC maximum rating
Supply Voltage (Vcc)	8	19	V	Ta = 25℃	IC maximum rating
Operating Temp.	-40	70	∞	-	-
Storage Temp	-40	85	∞	-	Note (2)

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80 ℃.

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{CC}	Operating Voltage (for OLED panel)	Ta = 25°C	16.5	17	17.5	V
V _{DD}	Digital power supply	Ta = 25°C	1.65	1.8	3.5	V
V _{OH}	High Logic Output Level	I _{OUT} = 100uA, 10MHz	0.9* V _{DD}	-	V_{DD}	V
V _{OL}	Low Logic Output Level	I _{OUT} = 100uA, 10MHz	0	-	0.1*V _{DD}	V
	High Logic Input Level		$0.8^* V_{DD}$	-	V_{DD}	V
V_{IL}	Low Logic Input Level	-	0	-	$0.2*V_{DD}$	V

Note: The V_{CC} input must keep in a stable value; ripple and noise are not allowed.

- 6 - REV.: X01 2021/01/13



6.2 ELECTRO-OPTICAL CHARACTERISTICS PANEL ELECTRICAL SPECIFICATIONS

T T				
MIN				COMMENTS
-		60	mA	All pixels on (1)
-	14	15	mA	20% pixels on (1)
_	4	5	mΔ	Standby mode
_				10% pixels on (2)
-	986	1020	mW	All pixels on (1)
-	238	255	mW	20% pixels on (1)
	68	85	m\M	Standby mode
		- 55	111 V V	10% pixels on (2)
_	_	10	пΔ	Sleep mode
		10	u, (Current (3)
_	_	10	пА	Sleep mode
		10		Current (3)
60	70	-	cd/m ²	Display Average
-	20	-	cd/m ²	Display Average
0.26	0.30	0.34		
0.29	0.33	0.37		
0.62	0.66	0.70		
0.29	0.33	0.37		V V (CIE 1001)
0.26	0.30	0.34		x, y (CIE 1931)
0.59	0.63	0.67		
0.10	0.14	0.18		
0.14	0.18	0.22		
10,000:1				
160			degree	
	10		μs	
	- - - - 60 - 0.26 0.29 0.62 0.29 0.26 0.59 0.10 0.14 10,000:1	- 58 - 14 - 4 - 986 - 238 - 68 - 238 - 68	- 58 60 - 14 15 - 986 1020 - 238 255 - 68 85 - - 10 - - 10 60 70 - - 20 - 0.26 0.30 0.34 0.29 0.33 0.37 0.62 0.66 0.70 0.29 0.33 0.37 0.26 0.30 0.34 0.59 0.63 0.67 0.10 0.14 0.18 0.14 0.18 0.22 10,000:1 160	- 58 60 mA - 14 15 mA - 4 5 mA - 986 1020 mW - 238 255 mW - 68 85 mW - 60 70 - cd/m² - 20 - cd/m² - 20 - cd/m² 0.26 0.30 0.34 0.29 0.33 0.37 0.62 0.66 0.70 0.29 0.33 0.37 0.26 0.30 0.34 0.59 0.63 0.67 0.10 0.14 0.18 0.14 0.18 0.22 10,000:1 160 degree

Note:

(1) Normal mode condition:

- Driving Voltage(VCC): 17V

- Master Contrast Current(0xc7):

contrast value: 0x0f

- Contrast setting(0xc1):

Red contrast setting: 0x55 Green contrast setting: 0x2b Blue contrast setting: 0x41

Frame rate : 105HzDuty setting : 1/176



(2) Standby mode condition:

- Driving Voltage(VCC): 17V

- Master Contrast Current(0xc7):

contrast value : 0x0f
- Contrast setting(0xc1) :

Red contrast setting: 0x16 Green contrast setting: 0x0e Blue contrast setting: 0x17

Frame rate: 105HzDuty setting: 1/176

(3) Sleep mode condition:

When send 0xAE command OLED display off and memory data will be maintained.

(4) Wake up condition:

When send 0xAF command OLED will be turned on.

- 8 - REV.: X01 2021/01/13



7. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark
Life Time	16,500	Hrs	70 cd/m², alternating checkerboard	Note (1)

Note:

- (A) Under Vcc = 17V
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 70 cd/m²:
 - Driving Voltage(VCC): 17V
 - Master Contrast Current(0xc7):

contrast value: 0x0f

- Contrast setting(0xc1):

Red contrast setting: 0x55 Green contrast setting: 0x2b Blue contrast setting: 0x41


Frame rate: 105HzDuty setting: 1/176

_

Note: More setting refer to P43401 Application Note.


8. INTERFACE

8.1 FUNCTION BLOCK DIAGRAM



RiTdisplay 176X3x176 OLED Module

8.2 PANEL LAYOUT DIAGRAM



- 10 - REV.: X01 2021/01/13



8.3 PIN ASSIGNMENTS

			Setting at each interface			
Pin No.	Pin Name	Description	8080 16bit parallel	8080 8bit parallel	4 wire SPI	
1	NC	No connection.				
2	VLSS	Analog system ground pin.				
3	VDD	Power supply pin for core logic operation.				
4	VSL	This is segment voltage reference pin.				
5	VCOMH	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.				
6	VP	This pin is the segment pre-charge voltage reference pin.				
7	VCC	Power supply for panel driving voltage.				
8	NC	No connection.				
9	VDD	Power supply pin for core logic operation.				
10	VSS	Ground pin.				
11	D15		D15	Tie LOW	Tie LOW	
12	D14		D14	Tie LOW	Tie LOW	
13	D13		D13	Tie LOW	Tie LOW	
14	D12		D12	Tie LOW	Tie LOW	
15	D11		D11	Tie LOW	Tie LOW	
16	D10		D10	Tie LOW	Tie LOW	
17	D9	These pins are bi-directional data bus connecting to the MCU data bus.	D9	Tie LOW	Tie LOW	
18	D8	When serial interface mode is selected, D2, D1	D8	Tie LOW	Tie LOW	
19	D7	should be tied together as the serial data input: SDIN, and D0 will be the serial clock input: SCLK.	D7	D7	Tie LOW	
20	D6		D6	D6	Tie LOW	
21	D5		D5	D5	Tie LOW	
22	D4		D4	D4	Tie LOW	
23	D3		D3	D3	Tie LOW	
24	D2		D2	D2	SDIN	
25	D1		D1	D1	SDIN	

- 11 - REV.: X01 2021/01/13

C) WRITEK GROUP
RITHISPIAY Corporation

http://www.ritdisplay.com

	KIIUI3	play corporation """		-	
26	D0		D0	D0	SCLK
27	NC	No connection.			
28	VLL	Logic low.			
29	D_SEL	Should be connected to VLL.			
30	VLH	Logic high.			
31	RD#	8080: data read enable pin; 6800:Read/Write enable pin.When serial interface is selected, this pin must be connected to VSS.	RD#	RD#	Tie LOW
32	R/W#	This pin is read / write control input pin connecting to the MCU interface. 8080: data write enable pin; 6800:Read/Write select pin.	R/W#	R/W#	Tie LOW
33	VLL	Logic low.			
34	BS0	MCU bus interface selection pins.	High	Low	Low
35	VLH	Logic high.			
36	BS1	MCU bus interface selection pins.	High	High	Low
37	VLL	Logic low.			
38	BS2	MCU bus interface selection pins.	High	High	Low
39	VLH	Logic high.			
40	CLS	This is internal clock enable pin.			
41	VLL	Logic low.			
42	CS#	This pin is the chip select input. Low active.	CS#	CS#	CS#
43	D/C#	This pin is Data/Command control pin	D/C#	D/C#	D/C#
44	RES#	This is a reset signal input. Low active.			
45	VLL	Logic low.			
46	CL	This is external clock input pin.			
47	FR	This pin outputs RAM write synchronization signal.			
48	VDD	Power supply pin for core logic operation.			
49	BGGND	It must be connected to VSS.			
50	VSS	Ground pin.			
51	NC	No connection.			
52	IREF	This is an internal voltage reference pin. A capacitor should be connected to this pin and VSS.			

- 12 - REV.: X01 2021/01/13



http://www.ritdisplay.com

				_
53	VCC	Power supply for panel driving voltage.		
54	VP	This pin is the segment pre-charge voltage reference pin.		
55	VCOMH	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.		
56	VSL	This is segment voltage reference pin.		
57	VDD	Power supply pin for core logic operation.		
58	VLSS	Analog system ground pin.		
59	NC	No connection.		

Note

- (1) Low is connected to VSS
- (2) High is connected to VDD



The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 176 x 176 x16bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 16-bit data. Sub-pixels for color A, C have 5 bits and B have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below figures.

ent	Normal		0			1		2	 	174		175	
ess R	temapped		175			174		173	 	1		0	
Colo	ľ	А	В	C	A	В	С	A		С	A	В	С
Data	format		B5			B5			 			B5	
		A4	B4	C4	A4	B4	C4	A4	 	C4	A4	B4	C4
		A3	B3	C3	A3	B3	C3	A3	 	C3	A3	B3	C3
1011	\ [A2	B2	C2	A2	B2	C2	A2	 	C2	A2	B2	C2
SS		A1	B1	C1	Al	B1	C1	_A1	 	C1	Al	B1	C1
		A0	B0	co	A0	B0	C0	A0	 	C0	A0	B0	C0
nal R	temapped												
\perp	175	5	6	5	5	6	5	5	 	5	5	6	5
\perp	174	5	6	5	5	6	5	5	 	5	5	6	5
\perp	173	5	6	5	_ 5	6	5	5	 *****	5	5	6	5
\perp	172	5	6	5	5	6	5	5	 	5	5	6	5
	171	5	6	5	5	6	5	5	 *****	5	5	6	5
	170	5	6	5	5	6	5	5	 ******	5	5	6	5
	169	5	6	5	5	6	5	5	 	5	5	6	5
\rightarrow	168	5	6	no. of bits	in this cell		5	5	 	5	5	6	5
\rightarrow	:	:	:	:	:		:	:	 	:	:	:	:
\perp	:	:	:	:	:	:	:	:	 	:	:	:	:
\rightarrow	:	:	:	:	:	:	:	:	 ******	:	:	:	:
1	4	5	6	5	5	6	5	5	 ******	5	5	6	5
2	3	5	6	5	5	- 6	5	5	 ******	5	5	6	5
3	2	5	6	5	5	6	5	5	 ******	5	5	6	5
4	1	5	6	5	5	- 6	5	5	 	5	5	6	5
5	0	5	6	5	5	6	5	5	 	5	5	6	5


8.5 INTERFACE TIMING CHART


8080-Series MCU Parallel Interface Tim	ing Characteristics
--	---------------------

($(V_{DD}-V_{DD})$	$I_{SS} =$	1.65V	to	3.5\	Τ,	$T_A =$	25°	'C)
	Commit	-1							

Symbol	Parameter	Min	Typ	Max	Unit
tcycle	Clock Cycle Time (write)	300	-	-	ns
tas	Address Setup Time	10	-	-	ns
tah	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
tон	Output Disable Time	-	-	46	ns
tacc	Access Time	-	-	140	ns
tpwlr	Read Low Time	150	-	-	ns
tpwlw	Write Low Time	60	-	-	ns
tpwhr	Read High Time	60	-	-	ns
tpwhw	Write High Time	60	-	-	ns
t_R	Rise Time	-	-	15	ns
tF	Fall Time	-	-	15	ns
tcs	Chip select setup time	0	-	_	ns
tcsH	Chip select hold time to read signal	0	-	-	ns
tcsF	Chip select hold time	20	-	-	ns

8080-series MCU parallel interface characteristics





Note

(1) when 8 bit used: D[7:0] instead; when 16 bit used: [15:0] instead.




9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

9.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1333.


Power ON sequence:

- 1. Power ON VDD
- 2. After VDD become stable, wait at least 20ms (t_0), set RES# pin LOW (logic low) for at least 3us (t_1)⁽⁴⁾ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t₂). Then Power ON VCC. (1)
- 4. After VCC become stable, send command AFh for display ON. SEG/COM will be ON after $100ms(t_{AF})$.



Power OFF sequence:


- 1. Send command AEh for display OFF.
- 2. Power OFF VCC. (1), (2)
- 3. Power OFF VDD after t_{OFF}. (4) (where Minimum t_{OFF}=80ms, typical t_{OFF}=100ms)



Note:

- $(1)V_{CC}$ should be kept float (i.e. disable) when it is OFF.
- (2) Power Pins (V_{DD} , V_{CC}) can never be pulled to ground under any circumstance.
- (3) The register values are reset after t₁.
- (4) V_{DD} should not be Power OFF before V_{CC} Power OFF.

9.2 APPLICATION CIRCUIT



Recommend components:

C1: 4.7uF/25V(0805)

C3: 4.7uF/25V (Tantalum type) or VISHAY (572D475X0025A2T)

C2, C4: 1uF/16V(0603) R1: 1M ohm (0603) 1%

R2: 49.9 ohm 1/4W

D1,D2: RB480K (ROHM)

This circuit is for 8080 16bit interface.

9.3 COMMAND TABLE

Refer to IC Spec.: SPD1333



10. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 ℃, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.



11. EXTERNAL DIMENSION





12. PACKING SPECIFICATION



13. OUTGOING INSPECTION PROVISION

1. 抽樣方法 / SAMPLING METHOD

(1) MIL-STD-1916 / 驗證水準 level III / 正常檢驗 / 單次樣品檢驗 MIL-STD-1916 / inspection level III / normal inspection / single sample inspection

(2) 主要缺陷 Level III; 次要缺陷 Level II Major Level III; Minor Level II

MIL-STD-1916 樣本代字對照表										
批量	驗證水準(VL)									
加里	VII	VI	V	IV	Ш	II	I			
2~170	Α	Α	A	A	Α	A	A			
171 ~ 288	Α	Α	Α	A	Α	Α	В			
289 ~ 544	Α	Α	Α	A	Α	В	С			
545~960	A	Α	A	A	В	С	D			
961 ~ 1632	Α	Α	Α	В	С	D	Е			
1633 ~ 3072	Α	Α	В	C	D	E	E			
3073 ~ 5440	Α	В	С	D	Е	Е	Е			
5441~9216	В	С	D	Е	Е	E	Е			
9217 ~ 17408	С	D	Е	Е	Е	Е	Е			
17409 ~ 30720	D	Е	Е	Е	Е	E	Е			
≥ 30721	Е	Е	Е	Е	Е	Е	Е			

樣本	驗證水準(VL)									
代字	Т	VII	VI	٧	IV	Ш	II	I		
(CL)	樣本大小									
Α	3072	1280	512	192	80	32	12	5		
В	4096	1536	640	256	96	40	16	6		
С	5120	2048	768	320	128	48	20	8		
D	6144	2560	1024	384	160	64	24	10		
E	8192	3072	1280	512	192	80	32	12		

- 21 - REV.: X01 2021/01/13



2. 檢驗條件 / INSPECTION CONDITION

檢查和測量在下列條件下進行的,除非另有規定。

The inspection and meaurement are performed under the following conditions, unless otherwise specified.

溫度 / Temperature: 25±5℃ 濕度 / Humidity: 50±10%R.H.

壓力 / Pressure: 860~1060hPa (mbar)

檢驗員拿的面板和眼睛之間的距離 / Distance between the panel and

eyes of the inspector≥30cm



3. 品質檢驗規格 / SPECIFICATION FOR QUALITY CHECK

3.1 缺陷分類 / DEFECT CLASSIFICATION

嚴重度	檢驗項目	缺陷	備註
Severity	Inspection Item	Defect	Remark
主要缺陷	1. 面板	(1) 無顯示	
Major	Panel	Non-displaying	
Defect		(2) 線缺陷	
		Line defects	
		(3) 故障	
		Malfunction	
		(4) 玻璃破損	
		Glass cracked	
	2. 軟板	(1) 軟板尺寸超規	不能組裝
	Film	Film dimension out of	Can not be
	0 11 1	specification	assembled
	3. 尺寸	(1) 外形尺寸超規	
	Dimension	Outline dimension out	
-/	4 74	of specification	
次要缺陷	1. 面板	(1) 玻璃刮傷	
Minor Defect	Panel	Glass scratch	
Delect		(2) 玻璃切割異常	
		Glass cutting NG (3) 玻璃崩邊、崩角	
		(3) 圾场朋 笼 、朋円 Glass chip	
	2. 偏光板	(1) 偏光板刮傷	
	Polarizer	Polarizer scratch	
	1 Olarizer	(2) 表面汙漬	万 部日をも7 ク
		Stains on surface	外觀缺陷
		(3) 偏光板氣泡	Appearance defect
		Polarizer bubbles	uelect
	3. 顯示	(1) 暗點、亮點、髒污	
	Displaying	Dim spot Bright spot dust	
	4. 軟板	(1) 損傷	
	Film	Damage	
		(2) 異物	
		Foreign material	



3.2 出貨規格 / OUTGOING SPECIFICATION

	, , , , , , , , , , , , , , , , , , ,		Francis No.		允收			
項目	描述		標準		水準			
Item	Description		Criterion		AQL			
I. 面板	1.玻璃刮傷				次要			
Panel	Glass scratch	寬 / Width	長 / Length	容許個數	Minor			
		(mm)	(mm)	number of				
		W	L	pieces				
			忽略	permitted 忽略				
		W≦0.03	Ignore	/公吨 Ignore				
		0.03< W≤0.05	L≦3	3				
		0.05< W		無 None				
		顯示區外		忽略				
		beyond A.A.		Ignore				
		(1) 裂紋 / Crack	主要					
	Glass crack		Major					
	Siluso or dorr		擴展裂紋是不能接受的。 Propagation crack is not acceptable.					
		- 1 3		-				
	3. 玻璃崩邊、崩角	(1) 崩角 / Chip or	corner		次要			
	Glass chip				Minor			
		(2) 崩邊 / Chip or	次要 Minor					



項目 Item	描述 Description			允收 水準 AQL			
I. 面板 Panel	3. 玻璃崩邊、崩角 Glass chip	崩角 Chip on corner	Size (mm)	崩邊 Chip on	Size (mm)		次要 Minor
		X	≦1.5 ≦2.0	edge X Y	≦3.0 ≦1.0		
		Z	<u></u> <u></u> <u>≥</u> 2.0	Z	= i.c ≤t	,	
		備註 / Note 1. t = 玻璃/ t = glass 2. 崩邊或前 Chip on t contact is					
	4. 尺寸 Dimension	請參閱圖紙 Refer to the		主要 Major			
Ⅱ. 偏光板	1.刮傷	點狀按照"		•	的標準	0	·viajoi ·次要
Polarizer	Scratch	Spot type in "Item II-3. F 線狀按照" Line type in "Item I-1. G	Minor				
	2. 表面汙漬 Stains on surface	表面汙漬無 去除。 Stains cann	次要 Minor				
	3. 便业据复为	lightly with	次要				
	3. 偏光板氣泡 Polarizer bubble		尺寸 Size	(mı 容許個 numbe pieces pei	數 r of		Minor
		4	Þ≦0.2	忽略 Ignor			
		0.2<0	Ф≦0.5	2	<u> </u>		
		0.5<0		0 /mm/s	,		
			示區外 ond A.A.	忽略 lg or			



項目 Item	描述 Description	標準 Criterion	允收 水準 AQL
III. 顯示 Displaying	1. 耗電 Power consumption	該模組的工作電流消耗不應超出產品規格書的 規範。 The module operating current consumption should not go beyond the standard indicated in Product Specification	主要 Major
	2. 像素尺寸 Pixel size	顯示像素的尺寸的公差應規格的±25%之內。 The tolerance of display pixel dimension should be within ±25% of specification.	次要 Minor
	3. 顏色 Color	依據產品規格。 Refer to the product specification.	主要 Major
	4. 亮度 Luminance	依據產品規格。 Refer to the product specification.	主要 Major
	5. 暗點、亮點 、 髒污 Dimming spot、Lighting spot、Dust	The left to the product specification. The specific product specification. Figure 1. Figure 2. Figure 3. Figure 3. Figure 3. Figure 3. Figure 4. Figure 3. Figure 4. Figure 4. Figure 4. Figure 5. Figure 5. Figure 5. Figure 6. Figure 6. Figure 6. Figure 7. Figure 6. Figure 7. Figure 7.	次要 Minor



項目 Item		描述 Description		標準 Criterion					
III. 顯示 Displaying	5.	暗點、亮點 、 髒污 Dimming spot 、Lighting spot、Dust	2		長 length(mm) L	容許個數 number of pieces permitted 忽略	次要 Minor		
				0.03< W≦0.05 0.05< W 顯示區外 beyond A.A.	Ignore L≦3 	Ignore 3 無 None 忽略 Ignore			
IV. 軟板 Film		尺寸 Dimension 損傷 Damage	車 F 石 フ C p	主要 Major 次要 Minor					
	acceptable. 3. 異物						次要 Minor		

14. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2 Response time



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.




Figure 3 Viewing angle


REV.: X01



APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-670, Konica Minolta CA-410




B. CONTRAST / RESPONSE TIME / VIEWING ANGLE

WESTAR CORPORATION FPM-510





C. ESD ON AIR DISCHARGE MODE





APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling


1. When handling the module, wear powder-free anti static rubber finger cots/ anti-static clothing, anti-static gloves, antistatic wrist strap and anti-static shoes

The environment should dispose the static elimination blower, anti-static pad, anti-static chair, and anti-static floor. The humidity maintains usually more than 40%




2. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).

- 32 - REV.: X01 2021/01/13



3. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.



- 33 -


REV.: X01

2021/01/13

4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.



- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.



7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.









8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).



9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.




Use finger to insert COF /FPC into the connector when assembling the panel. Please refer to the photo.



COF: Use both thumbs




- 10. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 11. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering, and also avoid the high temperature to damage the Organic light-emitting materials.





- 13. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 14. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 15. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - 1. Use pulse heated bonding tool equipment
 - 2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.S
 - 3. Bonding Force:--4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- ii. TAB Lead- free soldering wire process In case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5 °C at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 ℃, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 °C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

- 37 - REV.: X01 2021/01/13



Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.




- 38 - REV.: X01 2021/01/13



4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.




- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.





Scrolling example




- 40 - REV.: X01 2021/01/13



Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



Precautions for Storage and Reliability Test

1. Storage

Store the packed cartons or packages at 25 °C±5 °C, 55%±10%RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

2. Reliability Test

RiTdisplay only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.