

Specification for Approval

PRODUCT NUMBER: 90L9943501000
PRODUCT DESCRIPTION: RGS10064128FR005

	CUSTOMER	
	APPROVED BY	
DATE:		

RITDISPLAY CORP. APPROVED	



REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	■ INITIAL RELEASE	2020. 09. 25	
X01 (modify)	■ Update Mechanical data	2020. 10. 16	Page 5
A01	Transfer from X versionAdd the information of module weightAdd the packing specification	2021. 08. 19	Page 5 &19



CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	6
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. LIFETIME SPECIFICATION	9
8. INTERFACE	10
8.1 FUNCTION BLOCK DIAGRAM	
8.2 PANEL LAYOUT DIAGRAM	
8.3 PIN ASSIGNMENTS	
8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
8.5 INTERFACE TIMING CHART	
9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	15
9.1 POWER ON / OFF SEQUENCE	
9.2 APPLICATION CIRCUIT	
9.3 COMMAND TABLE	
10. RELIABILITY TEST CONDITIONS	18
11. EXTERNAL DIMENSION	19
12. PACKING SPECIFICATION	20
13. OUTGOING INSPECTION PROVISION	21
14. APPENDIXES	29



1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored in the original packages at 25 ℃±5 ℃, 55%±10%RH or used as the conditions specified in the specifications.

Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : Full
- Panel resolution: 64x3x128
- Driver IC: SSD1357Z
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 1.02 mm
- High contrast: 10,000:1
- Wide viewing angle: 160°
- Interface: 8080-series parallel Interface and Serial Peripheral Interface
- Wide range of operating temperature : -40 to 70 °C
- Anti-glare polarizer.

-



4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	64 x 3 x 128	dot
2	Dot Size	0.037 (W) x 0.15 (H)	mm ²
3	Dot Pitch	0.057 (W) x 0.17 (H)	mm ²
4	Active Area	10.924 (W) x 21.74 (H)	mm ²
5	Panel Size	14.86 (W) x 28.4 (H)	mm ²
6*	Panel Thickness	1.02 ± 0.1	mm
7	Module Size	14.86 (W) x 43.7 (H) x 1.02 (T)	mm ³
8	Diagonal A/A size	0.96	inch
9	Module Weight	1.05 ± 10%	gram

^{*} Panel thickness includes substrate glass, cover glass and UV glue thickness.



5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	-0.3	4	V	Ta = 25℃	IC maximum rating
Supply Voltage (Vcc)	8	19	V	Ta = 25℃	IC maximum rating
Operating Temp.	-40	70	S	-	-
Storage Temp	-40	85	∞	-	Note (2)

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80 ℃.

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{CC}	Operating Voltage (for OLED panel)	Ta = 25°C	14.5	15	15.5	V
V_{DD}	Digital power supply	Ta = 25℃	1.65	2.8	3.5	V
V _{OH}	High Logic Output Level	I _{OUT} = 100uA, 10MHz	0.9* V _{DD}	-	V_{DD}	V
V _{OL}	Low Logic Output Level	I _{OUT} = 100uA, 10MHz	0	-	0.1*V _{DD}	V
V _{IH}	High Logic Input Level	-	0.8* V _{DD}	-	V_{DD}	V
V _{IL}	Low Logic Input Level	-	0	-	$0.2*V_{DD}$	V

- 6 - REV.: A01 2021/08/19



6.2 ELECTRO-OPTICAL CHARACTERISTICS PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		14	16	mA	All pixels on (1)
(ICC)		3.5	4.5	mA	20% pixels on (1)
Standby mode current (ICC)		1	1.5	mA	10% pixels on (2)
Normal mode power		210	240	mW	All pixels on (1)
consumption		52.5	67.5	mW	20% pixels on (1)
Standby mode power consumption	-	15	22.5	mW	10% pixels on (2)
IDD sleep mode current	-	-	10	uA	Sleep mode
ICC sleep mode current			10	uA	Current (3)
Normal Luminance	80	100	-	cd/m ²	Display Average
CIEx(White)	0.26	0.30	0.34		
CIEy(White)	0.29	0.33	0.37		
CIEx(Red)	0.62	0.66	0.70		
CIEy(Red)	0.29	0.33	0.37		v v (CIE 1021)
CIEx(Green)	0.26	0.30	0.34		x, y (CIE 1931)
CIEy(Green)	0.59	0.63	0.67		
CIEx(Blue)	0.10	0.14	0.18		
CIEy(Blue)	0.14	0.18	0.22		
Dark Room Contrast	10,000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

Note:

(1) Normal mode condition:

- Driving Voltage(VCC): 15V

- Master Contrast Current(0xc7)

contrast value:0x0f

- Contrast setting (0xc1):

contrast value color R:0x53

contrast value color G:0x29

contrast value color B:0x32

Frame rate: 105HzDuty setting: 1/128

- 7 - REV.: A01 2021/08/19



(2) Standby mode condition:

- Driving Voltage(VCC): 15V

Master Contrast Current(0xC7)

contrast value:0x04

Contrast setting (0xc1):

contrast value color R:0x3f

contrast value color G:0x30

contrast value color B:0x3d

Frame rate: 105HzDuty setting: 1/128

(3) Sleep mode condition:

When send 0xAE command OLED display off and memory data will be maintained.

(4) Wake up condition:

When send 0xAF command OLED will be turned on.

Note: More setting refer to P43501 Application Note.



7. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark
Life Time	16,000	Hrs	100cd/m², alternating checkerboard	Note (1)
Life Time	20,000	Hrs	80cd/m², alternating checkerboard	Note (2)

Note:

- (A) Under Vcc = 15V
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 100 cd/m²:

Master Contrast Current(0xC7)

contrast value:0x0F

Contrast setting (0xC1):

contrast value color R:0x53

contrast value color G:0x29

contrast value color B:0x32

Frame rate: 105HzDuty setting: 1/128

(2) Setting of 80 cd/m²:

Master Contrast Current(0xC7)

contrast value:0x0c

Contrast setting (0xC1):

contrast value color R:0x48


contrast value color G:0x2b

contrast value color B:0x37


Frame rate: 105HzDuty setting: 1/128

8. INTERFACE

8.1 FUNCTION BLOCK DIAGRAM



8.2 PANEL LAYOUT DIAGRAM





8.3 PIN ASSIGNMENTS

	COSIGINIVIE		1			
Dire Ni	Dia Norma	Description	Setting at each interface			
Pin No.	Pin Name	Description	8080 Parallel	SPI	IIC	
1	VLSS	Analog system ground pin. It must be connected to external ground.				
2	VSL	This is segment voltage reference pin.				
3	VCOMH	COM signal deselected voltage level.				
4	VP	This pin is the segment pre-charge voltage reference pin.				
5	VCC	Power supply for panel driving voltage.				
6	IREF	This pin is the segment output current reference pin.				
7	VSS	Ground pin.				
8	VDD	A capacitor should be connected between this pin and VSS.				
9	RES#	This pin is reset signal input.	RES#	RES#	NC	
10	D/C#	This pin is Data/Command control pin connecting to the MCU.	D/C#	D/C#	NC	
11	CS#	This pin is the chip select input connecting to the MCU.	CS#	CS#	NC	
12	BS2		High	Low	NC	
13	BS1	MCU bus interface selection pin	High	Low	NC	
14	BS0		Low	Low	NC	
15	R/W#	This pin is read / write control input pin connecting to the MCU interface.	R/W#	Low	NC	
16	RD#	This pin is MCU interface input.	RD#	Low	NC	
17	VDD	A capacitor should be connected between this pin and VSS.				
18	D0	These pins are bi-directional data bus connecting to the MCU data bus.	D0	SCLK	NC	
19	D1	Unused pins are recommended to tie LOW.	D1	SDIN	NC	
20	D2	When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will	D2	Low	NC	



http://www.ritdisplay.com

21	D3	be the serial data input: SDIN.	D3	Low	NC
22	D4		D4	Low	NC
23	D5		D5	Low	NC
24	D6		D6	Low	NC
25	D7		D7	Low	NC
26	VLL	Ground pin.			
27	VCC	Power supply for panel driving voltage.			
28	VP	This pin is the segment pre-charge voltage reference pin.			
29	VCOMH	COM signal deselected voltage level.			
30	VSL	This is segment voltage (output low level) reference pin.			
31	VLSS	Analog system ground pin. It must be connected to external ground.			



8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in Figure.

		Row re-mapping
PAGE0 (COM0-COM7)	Page 0	PAGE0 (COM 63-COM56)
PAGE1 (COM8-COM15)	Page 1	PAGE1 (COM 55-COM48)
PAGE2 (COM16-COM23)	Page 2	PAGE2 (COM47-COM40)
PAGE3 (COM24-COM31)	Page 3	PAGE3 (COM39-COM32)
PAGE4 (COM32-COM39)	Page 4	PAGE4 (COM31-COM24)
PAGE5 (COM40-COM47)	Page 5	PAGE5 (COM23-COM16)
PAGE6 (COM48–COM55)	Page 6	PAGE6 (COM15-COM8)
PAGE7 (COM56-COM63)	Page 7	PAGE7 (COM 7-COM0)
	SEG0SEG127	
Column re-mapping	SEG127SEG0	2

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in **Figure.**






8.5 INTERFACE TIMING CHART

 $(V_{DD}-V_{SS}=1.65V \text{ to } 3.5V, T_A=25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
tcycle	Clock Cycle Time (write)	300	-	-	ns
tas	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	46	ns
t_{ACC}	Access Time	-	-	140	ns
tpwlr	Read Low Time	150	-	-	ns
tpwlw	Write Low Time	60	-	-	ns
tpwhr	Read High Time	60	-	-	ns
tpwhw	Write High Time	60	-	-	ns
t_R	Rise Time	-	-	15	ns
t_{F}	Fall Time	-	-	15	ns
tcs	Chip select setup time	0	-		ns
tcsh	Chip select hold time to read signal	0	-	-	ns
tcsf	Chip select hold time	20	-	-	ns






9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

9.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1357 with charge pump application.


Power ON sequence:

- 1. Power ON VDD
- 2. After VDD become stable, wait at least 20ms (t0), set RES# pin LOW (logic low) for at least 3us (t1) (4) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t2). Then Power ON VCC.(1)
- 4. After VCC become stable, send command AFh for display ON. SEG/COM will be ON after 200ms (tAF).
- 5. After VDD become stable, wait for at least 300ms to send command.



Power OFF sequence:


- 1. Send command AEh for display OFF.
- 2. Power OFF VCC.(1), (2)
- 3. Power OFF VDD after tOFF. (4) (where Minimum tOFF=80ms, typical tOFF=100ms)



Note:

- (1) VCC should be kept float (i.e. disable) when it is OFF.
- (2) Power Pins (VDD, VCC) can never be pulled to ground under any circumstance.
- (3) The register values are reset after t1.
- (4) VDD should not be Power OFF before VCC Power OFF.

9.2 APPLICATION CIRCUIT



Recommend components:

C1 \ C2 : 1uF/16V

C3 · C4 : 4.7uF/25V (Tantalum type) or VISHAY (572D475X0025A2T)

Rref: 1M ohm 1% (0603)

R: 49.9ohm 1/4W

D1 - D2 : RB480K (ROHM)

Note:

- 1. This circuit is designed for 8080 interface.
- 2. More setting refer to P43501 Application Note.

9.3 COMMAND TABLE

Refer to IC Spec.: SSD1357



10. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 ℃, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria


- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

11. EXTERNAL DIMENSION





12. PACKING SPECIFICATION





13. OUTGOING INSPECTION PROVISION

1. 抽樣方法 / SAMPLING METHOD

(1) MIL-STD-1916 / 驗證水準 level III / 正常檢驗 / 單次樣品檢驗 MIL-STD-1916 / inspection level III / normal inspection / single sample inspection

(2) 主要缺陷 Level III; 次要缺陷 Level II Major Level III; Minor Level II

		MIL-ST	D-1916	樣本代字	P對照表		
批量			驗證	水準(\	/L)		
111里	VII	VI	V	IV	III	II	I
2 ~ 170	A	Α	Α	A	Α	Α	A
171 ~ 288	Α	Α	Α	A	Α	Α	В
289 ~ 544	A	Α	Α	A	A	В	С
545~960	A	A	A	A	В	С	D
961 ~ 1632	A	Α	Α	В	С	D	Е
1633 ~ 3072	A	Α	В	С	D	Е	Е
3073 ~ 5440	A	В	С	D	Е	Е	Е
5441~9216	В	С	D	Е	Е	Е	Е
9217 ~ 17408	С	D	Е	Е	Е	E	Е
$17409 \sim 30720$	D	Е	Е	Е	Е	E	Е
≥ 30721	Е	Е	Е	Е	Е	Е	Е

樣本				驗證水	準(VL)						
代字	Т	VII	VI	٧	IV	Ш	II	ı			
(CL)		樣本大小									
Α	3072	1280	512	192	80	32	12	5			
В	4096	1536	640	256	96	40	16	6			
С	5120	2048	768	320	128	48	20	8			
D	6144	2560	1024	384	160	64	24	10			
E	8192	3072	1280	512	192	80	32	12			

- 20 - REV.: A01 2021/08/19



2. 檢驗條件 / INSPECTION CONDITION

檢查和測量在下列條件下進行的,除非另有規定。

The inspection and meaurement are performed under the following conditions, unless otherwise specified.

溫度 / Temperature: 25±5℃ 濕度 / Humidity: 50±10%R.H.

壓力 / Pressure: 860~1060hPa (mbar)

檢驗員拿的面板和眼睛之間的距離 / Distance between the panel and

eyes of the inspector≥30cm



3. 品質檢驗規格 / SPECIFICATION FOR QUALITY CHECK

3.1 缺陷分類 / DEFECT CLASSIFICATION

嚴重度	檢驗項目	缺陷	備註
Severity	Inspection Item	Defect	Remark
主要缺陷	1. 面板	(1) 無顯示	
Major	Panel	Non-displaying	
Defect		(2) 線缺陷	
		Line defects	
		(3) 故障	
		Malfunction	
		(4) 玻璃破損	
		Glass cracked	
	2. 軟板	(1) 軟板尺寸超規	不能組裝
	Film	Film dimension out of	Can not be
		specification	assembled
	3. 尺寸	(1) 外形尺寸超規	
	Dimension	Outline dimension out	
分面知识力	1 宏虹	of specification	
次要缺陷 Minor	1. 面板 Panel	(1) 玻璃刮傷 Glass scratch	
Defect	Fallel	(2) 玻璃切割異常	
Defect		Glass cutting NG	
		(3) 玻璃崩邊、崩角	
		Glass chip	
	2. 偏光板	(1) 偏光板刮傷	
	Polarizer	Polarizer scratch	
		(2) 表面汙漬	外觀缺陷
		Stains on surface	Appearance
		(3) 偏光板氣泡	defect
		Polarizer bubbles	40.000
	3. 顯示	(1) 暗點、亮點、髒污	
	Displaying	Dim spot Bright spot dust	
	4. 軟板	(1) 損傷	
	Film	Damage	
		(2) 異物	
		Foreign material	



3.2 出貨規格 / OUTGOING SPECIFICATION

項目 Item	描述 Description	標準 Criterion					
I. 面板 Panel	1. 髒污 Dust	無法去除的不純物或污染物大小超過 2/3 畫素,是不能接受的。 Dust that can not be cleared and greater than 2/3 pixels size is not acceptable.	次要 Minor				
	2. 玻璃刮傷 Glass scratch	第 / Width (mm) (mm) number of pieces permitted W ≤ 0.05 ②略 Ignore 0.05 〈 W ≤ 0.1 】 L ≤ 2 ②	次要 Minor				
		0.1< W None 忽略 Ignore Miles Note: The distance between two defect can not be less than 10mm.					
	3. 玻璃破損 Glass crack	(1) 裂紋 / Crack 擴展裂紋是不能接受的。 Propagation crack is not acceptable.	主要 Major				
	4. 玻璃崩邊、崩角 Glass chip	(1) 崩角 / Chip on corner	次要 Minor				



						ムル	
項目	描述		允收				
Item	Description		水準				
1 77:10	·	(0) 中)自 (4) 			AQL	
I. 面板	4. 玻璃崩邊、崩角	(2) 崩邊 / (uip on eag	je		次要	
Panel	Glass chip	1		1		Minor	
		崩角	Size	崩邊	Size		
		Chip on	(mm	Chip on	(m)		
		corner		edge			
		X	≦1.5	Χ	≦3.0		
		Υ	≦2.0	Υ	≦1.0		
		Z	≦t	Z	≦t		
		備註 / Note: 1. t = 玻璃厚度 t = glass thickness 2. 崩邊或崩角延伸到 ITO 導線是不能接受的。 Chip on the corner extending into the ITO contact is not acceptable.					
	5. 封膠膠寬 Sealing glue width	Sealing glue discontinuity and glue width less than 0.3mm is not acceptable.					
	6. 尺寸	請參閱圖紙	的規範。			主要	
	Dimension	Refer to the drawing of the spec					
	1.刮傷	點狀按照"				次要	
Polarizer	Scratch	Spot type in accordance with the criteria of "Item II-3. Polarizer bubble". 線狀按照 "項目 I-1 玻璃刮傷" 的標準。 Line type in accordance with the criteria of "Item I-1. Glass scratch".				Minor	



			Lille			
項目	描述	標準	允收			
Item	Description	Criterion	水準			
	·		AQL			
Ⅱ. 偏光板	2. 表面汙漬	表面汙漬無法用軟布或類似的清潔物輕輕擦拭	次要			
Polarizer	Stains on	去除。	Minor			
	surface	Stains cannot be removed even when wiped				
		lightly with a soft cloth or similar cleaning.				
	3. 偏光板氣泡	(mm)	次要			
	Polarizer	尺寸 容許個數	Minor			
	bubble	Size number of				
		pieces permitted				
		Φ≦0.2 忽略				
		Igno e				
		0.2<Φ≦0.5				
		0.5<Ф 0				
		顯示區外 忽略				
		beyond A.A. Ignore				
Ⅲ. 顯示	1. 耗電	 該模組的工作電流消耗不應超出產品規格書的	主要			
Displaying	Power	規範。	Major			
Biopidying	consumption	The module operating current consumption	iviajoi			
		should not go beyond the standard indicated				
		in Product Specification				
	2. 像素尺寸	顯示像素的尺寸的公差應規格的 ±25 %之內。	次要			
	Pixel size	The tolerance of display pixel dimension	Minor			
		should be within ±25% of specification.				
	3. 顔色	依據產品規格。	主要			
	Color	Refer to the product specification.	Major			
	4. 亮度	依據產品規格。	主要			
	Luminance	Refer to the product specification.	Major			
	5. 亮線 未點亮畫面出現亮線,是不能接受的。					
	Bright line	Bright line when all display off is not				
		acceptable.	Major			
	6. 黑線	全點亮畫面出現黑線,是不能接受的。	主要			
	Black line	Black line when all display on is not	Major			
		acceptable.				
		1				



項目	描述	標準	允收水		
Item	Description	Criterion	準		
			AQL		
Ⅲ. 顯示	7. 邊緣 pixel 亮度	邊緣 pixel 任一排亮度不均佔 1/2 面積以上,是	次要		
Displaying	不均	不能接受的。	Minor		
	Edge row or	Edge pixel any row or column luminance			
	column	uniformity accounted for more than 1/2 area			
	luminance	is not acceptable.			
	uniformity				
		_ 			
	8. 暗點、亮點 、	1.	次要		
	髒污	平均直徑容許個數	Minor		
	Dimming	Average diameter number of			
	spot · Lighting	D:(mm) pieces permitted			
	spot · Dust	D ≦0.1 忽略			
		$\begin{array}{ c c c c c }\hline & & & \text{Ignore}\\\hline 0.1 < D & \leq 0.2 & 2 & 2 & \\\hline \end{array}$			
		0.2 < D 0			
		顯示區外 忽略			
		beyond A.A. Ignore			
		D=長邊直徑			
		D=long diameter			
		像素暗點是不允許。			
		Pixel off is not allowed.			



			允收
項目	描述	標準	水準
Item	Description	Criterion	AQL
Ⅲ. 顯 示	8. 暗點、亮點 、	2.	次要
Displaying	辦污 Dimming spot、Lighting spot、Dust	度 長 容許個數 width(mm) length(mm) pieces permitted	Minor
	oper Duer	W≦0.03 忽略 忽略 Ignore Ignore	
		0.03< W≤0.05 L≤3 3	
		0.05< W 無	
		None	
		顯示區外 忽略	
		beyond A.A. Ignore	
	9. 微亮點/線	依限度樣品判定。	次要
		Judge by limit sample.	Minor
		正常畫面 NG 畫面 NG 畫面 NG 畫面 NG 畫面	
IV. 軟板	1. 尺寸	軟板尺寸超規。	主要
Film	Dimension	Film dimension out of Spec.	Major
	2. 損傷 Damage	破損;深刮傷;深摺痕;深壓痕或其他損害是 不能接受的。	次要 Minor
	2 4.114.90	Crack; deep scratch; deep fold; deep	
		pressure mark or other damage is not acceptable.	
	3. 異物 Foreign material	導電異物附著在導線,軟板和玻璃之間的異物是不能接受的。 Conductive foreign material sticking to the leads, foreign material between film and glass are not acceptable.	次要 Minor

- 27 - REV.: A01 2021/08/19

14. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2 Response time



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3 Viewing angle



APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-670, Konica Minolta CA-410



B. CONTRAST / RESPONSE TIME / VIEWING ANGLE


WESTAR CORPORATION FPM-510



Westar FPM-510
Display Contrast /
Response time /
View angle Analyzer



C. ESD ON AIR DISCHARGE MODE





APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling


1. When handling the module, wear powder-free anti static rubber finger cots/ anti-static clothing, anti-static gloves, antistatic wrist strap and anti-static shoes

The environment should dispose the static elimination blower, anti-static pad, anti-static chair, and anti-static floor. The humidity maintains usually more than 40%




2. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).

- 32 - REV.: A01 2021/08/19



3. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.



- 33 -


REV.: A01

2021/08/19

4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.



- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.



7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.









8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).



9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.




Use finger to insert COF /FPC into the connector when assembling the panel. Please refer to the photo.



COF: Use both thumbs




- 10. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 11. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering, and also avoid the high temperature to damage the Organic light-emitting materials.





- 13. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 14. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 15. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - 1. Use pulse heated bonding tool equipment
 - 2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.S
 - 3. Bonding Force:--4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- ii. TAB Lead- free soldering wire process In case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5 °C at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 ℃, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 °C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

- 37 - REV.: A01 2021/08/19



Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.




- 38 - REV.: A01 2021/08/19



4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.




- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.





Scrolling example




- 40 - REV.: A01 2021/08/19



Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



Precautions for Storage and Reliability Test

1. Storage

Store the packed cartons or packages at 25 °C±5 °C, 55%±10%RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

2. Reliability Test

RiTdisplay only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.