




Specification for Approval

PRODUCT NUMBER: PRODUCT DESCRIPTION: RTD9916803000 RGS18160128FH003



RITDISPLAY CORP. APPROVED

- 1 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	Initial release	2006. 09. 12	
X02	 Modify white CIE specification & contrast setting Add single tape & modify seal dimension Modify FPC 	2006. 10. 26	Page 6, 8 & 17
A01	 Transfer from X version Modify specification of dark room contrast Add the information of module weight Modify the D.C electrical characteristics Add the packing specification 	2007. 02. 06	Page 4, 5, 7, 8 & 18
A02	 Modify power on/off sequence Rename IC (SSD1353U4→ SSD1353U7) Modify single tape 	2008. 05. 21	Page 14 & 17
A03	 Modify definition of panel thickness Modify panel electrical specifications – contrast setting, current, power consumption, luminance & CIE 	2009. 07. 09	Page 5, 6 & 8
A04	 Add handler Add appendixes of ROHS test report 	2011. 10. 04	Page 17 & 24~31
A05	 Add appendix of precautions for using the OLED module 	2014. 03. 31	Page 23~32
A06	 Modify specification format Modify connector type Increase the amount of desiccant of packing Add outgoing inspection provision 	2018. 07. 13	Page 4, 6, 7, 8 & 17~24
A07	 Modify electro-optical characteristics Modify lifetime specification Update format (ITEM. 8.1 \sqrt{8.3 \sqrt{9.2}}) Modify measurement apparatus 	2022.02.10	Page 7~10,15&27



CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	6
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. LIFETIME SPECIFICATION	8
8. INTERFACE	9
8.1 FUNCTION BLOCK DIAGRAM	
8.2 PANEL LAYOUT DIAGRAM	
8.3 PIN ASSIGNMENTS	
8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
8.5 INTERFACE TIMING CHART	
9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	14
9.1 POWER ON / OFF SEQUENCE	
9.2 APPLICATION CIRCUIT	
9.3 COMMAND TABLE	
10. RELIABILITY TEST CONDITIONS	16
11. EXTERNAL DIMENSION	17
12. PACKING SPECIFICATION	18
13. OUTGOING INSPECTION PROVISION	19
14. APPENDIXES	25

- 3 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD WRITEK GROUP RiTdisplay Corporation

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored in the original packages at 25°C±5°C, 55%±10%RH or used as the conditions specified in the specifications.

Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : 262K color and 65K colors
- Panel resolution : 160x128
- Driver IC : SSD1353
- Excellent Quick response time : 10µs
- Extremely thin thickness for best mechanism design. : 2.05 mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- Strong environmental resistance.
- 8/9/16/18-bits 6800/8080-series Parallel Interface, Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70°C
- Anti-glare polarizer.

4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	160 x 3 x 128	dot
2	Dot Size	0.048 (W) x 0.199 (H)	mm²
3	Dot Pitch	0.073 (W) x 0.219 (H)	mm²
4	Aperture Rate	60	%
5	Active Area	35.015 (W) x 28.012 (H)	mm²
6	Panel Size	42.7 (W) x 33.4 (H)	mm²
7*	Panel Thickness	1.85 ± 0.1	mm
8	Module Size	42.7 (W) x 79.5 (H) x 2.05 (T)	mm ³
9	Diagonal A/A size	1.8	inch
10	Module Weight	6.1 ± 10%	gram

* Panel thickness includes substrate glass, cover glass and UV glue thickness.

- 5 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD^{©RITEK GROUP} **RITDISPLAY** Corporation

5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{CI})	-0.5	3.5	V	Ta = 25°C	IC maximum rating
Supply Voltage (Vcc)	10	21	V	Ta = 25°C	IC maximum rating
Operating Temp.	-40	70	°C	-	-
Storage Temp	-40	85	°C	-	Note (2)

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
Vcc	Driver power supply (for OLED panel)	Ta = 25°C	16.5	17	17.5	V
Vcı	Low voltage power supply (for driver IC)	Ta = 25°C	2.4	2.8	3.5	V
V _{DDIO}	Logic I/O operating voltage	Ta = 25°C	1.6	1.8	Vcı	V
Vон	High logic output level	lout=100uA	0.9*V _{DDIO}		Vddio	V
Vol	Low logic output level	lout=100uA	0		0.1*Vddio	V
Vih	High logic input level	lout=100uA	0.8*V _{DDIO}		V _{DDIO}	V
VIL	Low logic input level	lout=100uA	0		0.2*Vddio	V

- 6 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

MIN	TYP.	MAX	UNITS	COMMENTS
-	39	41	mA	All pixels on (1)
-	3	5	mA	Standby mode 10% pixels on (2)
-	663	697	mW	All pixels on (1)
-	51	85	mW	Standby mode 10% pixels on (2)
60	100	-	cd/m ²	Display Average(1)
-	40	I	cd/m ²	
0.62	0.66	0.70		CIE1931
0.29	0.33	0.37		CIE1931
0.26	0.30	0.34		CIE1931
0.59	0.63	0.67		CIE1931
0.10	0.14	0.18		CIE1931
0.14	0.18	0.22		CIE1931
0.27	0.31	0.35		CIE1931
0.29	0.33	0.37		CIE1931
2000:1				
160			degree	
	10		μs	
	- - - 60 - 0.62 0.29 0.26 0.29 0.26 0.59 0.10 0.14 0.27 0.29 2000:1	- 39 - 3 - 663 - 51 60 100 - 40 0.62 0.66 0.29 0.33 0.26 0.30 0.59 0.63 0.10 0.14 0.14 0.18 0.27 0.31 0.29 0.33 2000:1 10	- 39 41 - 3 5 - 663 697 - 51 85 60 100 - - 40 - 0.62 0.66 0.70 0.29 0.33 0.37 0.26 0.30 0.34 0.59 0.63 0.67 0.10 0.14 0.18 0.14 0.18 0.22 0.27 0.31 0.35 0.29 0.33 0.37 2000:1 - - 160 - -	- 39 41 mA - 3 5 mA - 663 697 mW - 51 85 mW - 51 85 mW 60 100 - cd/m² - 40 - cd/m² 0.62 0.66 0.70 0.29 0.33 0.37 0.26 0.30 0.34 0.10 0.14 0.18 0.10 0.14 0.18 0.27 0.31 0.35 0.29 0.33 0.37 0.29 0.33 0.37 0.29 0.33 0.37 0.29 0.33 0.37 0.29 0.33 0.37 0.29 0.33 0.37 2000:1

(1) Normal mode condition :

- Driving Voltage : 17V
- Master contrast setting : 0x0f
- Red contrast setting : 0x75
- Green contrast setting : 0x60
- Blue contrast setting : 0x6a
- Frame rate : 85Hz
- Duty setting : 1/128

(2) Standby mode condition :

- Driving Voltage : 17V
- Master contrast setting : 0x05
- Red contrast setting : 0x80
- Green contrast setting : 0x6b
- Blue contrast setting : 0x7f
- Frame rate : 85Hz
- Duty setting : 1/128
- (3) Sleep mode condition : When send 0xae command OLED display off and memory data will be maintained.
- (4) Wake up condition : When send 0xaf command OLED will be turned on.

- 7 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

7. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark
Life Time	12,000	Hrs	100 cd/m ² , 50% alternating checkerboard	Note (1)
Life Time	15,000	Hrs	80 cd/m ² , 50% alternating checkerboard	Note (2)
Life Time	20,000	Hrs	60 cd/m ² , 50% alternating checkerboard	Note (3)

Note:

(A) Under Vcc = 17V, Ta = 25°C, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 100 cd/m² :

- Master contrast setting : 0x0f
- Red contrast setting : 0x75
- Green contrast setting : 0x60
- Blue contrast setting : 0x6a
- Frame rate : 85Hz
- Duty setting : 1/128
- (2) Setting of 80 cd/m² :
 - Master contrast setting : 0x0b
 - Red contrast setting : 0x86
 - Green contrast setting : 0x69
 - Blue contrast setting : 0x7c
 - Frame rate : 85Hz
 - Duty setting : 1/128


(3) Setting of 60 cd/m 2 :

- Master contrast setting : 0x08
- Red contrast setting : 0x81
- Green contrast setting : 0x6a
- Blue contrast setting : 0x7c
- Frame rate : 85Hz
- Duty setting : 1/128




8. INTERFACE

8.1 FUNCTION BLOCK DIAGRAM



RiTdisplay 160X3X128 OLED

8.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD RITEK GROUP RiTdisplay Corporation

8.3 PIN ASSIGNMENTS

PIN				t each inte	rface
NAME	PIN NO.	DESCRIPTION	16-8080 parallel	SPI	IIC
1	VCC	Power supply for panel driving voltage.			
2	VCOMH	A capacitor should be connected between this pin and VSS.			
3	VLSS	Analog system ground pin.			
4	VSS	Ground pin.			
5	VBREF	Connect to ground with a capacitor.			
6	VSL	This is segment voltage reference pin.			
7	VCI	Low voltage power supply.			
8	VPP	Connect to VDD.			
9	VDD	Power supply input for logic.			
10	VDDIO	Power supply for interface logic level. It should be match with the MCU interface voltage level. VDDIO must always be equal or lower than VCI.			
11	REGVDD	Internal VDD regulator selection pin. When this pin is pulled high, internal VDD regulator is enabled. When this pin is pulled low, external VDD regulator is used.			
12	BS0		High	Low	NA
13	BS1	Interface selection pins.	High	Low	NA
14	BS2	intenace selection pins.	High	Low	NA
15	BS3		Low	Low	NA
16	FR	It should be kept NC.			
17	CSB	This pad is the chip select input. Low active.	CS#	CS#	NA
18	RESB	This is a reset signal input. Low active.	RES#	RES#	NA
19	DC	D/C="H": Data. D/C="L": Command.	D/C#	D/C#	NA
20	RW	When connected to 8080-series MPU. WR pin. When RW ="L": Write signal input. When connected to 6800-series MPU. When RW ="H": Read. When RW ="L": Write.	WR#	Low	NA

- 10 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

		GROUP	http://	www.ritdis	play.com
21	E	When connected to 8080-series MPU. RD pin. When E ="L": Read signal input. When connected to 6800-series MPU. Enable clock input of the 6800 series MPU.	RD#	Low	NA
22	D0		D0	SCLK	NA
23	D1		D1	SDIN	NA
24	D2		D2	NC	NA
25	D3		D3	NA	NA
26	D4		D4	NA	NA
27	D5		D5	NA	NA
28	D6		D6	NA	NA
29	D7		D7	NA	NA
30	D8	18 bit / 16bit / 9bit / 8 bit Data bus I/O.	D8	NA	NA
31	D9		D9	NA	NA
32	D10		D10	NA	NA
33	D11		D11	NA	NA
34	D12		D12	NA	NA
35	D13		D13	NA	NA
36	D14		D14	NA	NA
37	D15		D15	NA	NA
38	D16		Low	NA	NA
39	D17		Low	NA	NA
40	IREF	A resistor should be connected between this pin and VSS.			
41	VSS	Ground pin.			
42	VLSS	Analog system ground pin.			
43	VCOMH	A capacitor should be connected between this pin and VSS.			
44	VCC	Power supply for panel driving voltage.			
45	NC	No connection.			

Note

(1) Low is connected to VSS

(2) High is connected to VDDIO

CD ©RITEK GROUP RiTdisplay Corporation

8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 160x132x18bits.

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below.

	Data	A5	B5	C5	A5	B5	C5	A5	 	C5	A5	B5	C5	
	Format	A4	B4	C4	A4	B4	C4	A4	 	C4	A4	B4	C4	
		A3	B3	C3	A3	B3	C3	A3	 	C3	A3	B3	C3	
Common		A2	B2	C2	A2	B2	C2	A2	 	C2	A2	B2	C2	
Address		A1	B1	C1	A1	B1	C1	A1	 	C1	A1	B1	C1	
		A0	B0	C0	A0	B0	C0	A0	 	C0	A0	B0	C0	Common
Normal	Remapped													output
0	131	6	6	6	6	6	6	6	 	6	6	6	6	COM0
1	130	6	6	6					 					COM1
2	129								 					COM2
3	128		\backslash						 					COM3
4	127								 					COM4
5	126								 					COM5
6	125			no of b	its in thi	s cell			 					COM6
7	124								 					COM7
	:	:	:	1	:	:	:	:	 	:		:	:	
:	:	:	:	:	:	:	:	:	 	:	:	:	:	
:	:	:	:	:	:	:	1	:	 	:	:	:	:	
127	4								 					
128	3								 					COM128
129	2								 					COM129
130	1								 					COM130
131	0								 					COM131

- 12 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.




8.5 INTERFACE TIMING CHART


8080-Series MCU Parallel Interface Timing Characteristics

$(V_{DD} - V_{SS} = 2.4 \text{ to } 2.6 \text{V}, V_{DDIO} = 1.6 \text{V}, V_{CI} = 3.3 \text{V}, T_A = 25^{\circ}\text{C}$	(Vpp)	$-V_{ss} = 2.4$	to 2.6V, Vppi	o=1.6V, Vci	= 3.3V. T ₄	$= 25^{\circ}C$
---	-------	-----------------	---------------	-------------	------------------------	-----------------


Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
tonw	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{on}	Output Disable Time	-	-	70	ns
tACC	Access Time	-	-	140	ns
tpwLR	Read Low Time	150	-	-	ns
T PWLW	Write Low Time	60	-	-	ns
t PWHR	Read High Time	60	-	-	ns
t _{PWHW}	Write High Time	60	-	-	ns
t _R	Rise Time	-	-	15	ns
tF	Fall Time	-	-	15	ns
tcs	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	-	-	ns

8080-series MCU parallel interface characteristics (Form 1)





8080-series MCU parallel interface characteristics (Form 2)



Note (1) when 8 bit used: D[7:0] instead; when 9 bit used: D[8:0] instead; when 16 bit used: [15:0] instead; when 18 bit used: D[17:0] instead.


- 13 -REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

9.1 POWER ON / OFF SEQUENCE

Power ON sequence:

- 1. Power ON Vci, Vddio.
- 2. After Vci, VDDIO become stable, set RES# pin LOW (logic low) for at least 100us (t1) and then HIGH(logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 100us (t₂). Then Power ON V_{CC.(1)}
- 4. After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(tAF).




The Power ON sequence.

Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF Vcc.(1), (2)
- 3. Wait for toff. Power OFF Vcl,, VDDIO. (Where Minimum toff=80ms, Typical toff=100ms)

The Power OFF sequence




Note:

- (1) Since an ESD protection circuit is connected between VcI, VDDIO and Vcc, Vcc becomes lower than VcI whenever VcI, VDDIO is ON and Vcc is OFF as shown in the dotted line of Vcc in above figures.
- (2) Vcc should be disabled when it is OFF.

- 14 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



9.2 APPLICATION CIRCUIT



Recommended components :

C1, C6 : 4.7uF/25V (Tantalum type) or VISHAY (572D475X0025A2T)

- C2, C3, C4 : 1uF/16V(0603)
- C5:0.1uF/16V(0603)
- R1: 1.2M ohm (0603) 1%
- R2: 49.90hm 1/4W
- D1,D2: RB480K (ROHM)

This circuit is for 16-bit 8080 interface.

9.3 COMMAND TABLE

Refer to IC Spec : SSD1353



10. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.


CD RITEK GROUP Ritdisplay Corporation

11. EXTERNAL DIMENSION



- 17 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

12. PACKING SPECIFICATION



- 18 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

13. OUTGOING INSPECTION PROVISION

1. 抽樣方法 / SAMPLING METHOD

- (1) MIL-STD-1916 / 驗證水準 level III / 正常檢驗 / 單次樣品檢驗 MIL-STD-1916 / inspection level III / normal inspection / single sample inspection
- (2) 主要缺陷 Level III; 次要缺陷 Level II Major Level III; Minor Level II

	MIL-STD-1916							
바르	驗證水準(VL)							
批量	VII	VI	V	IV	III	II	I	
$2{\sim}170$	А	А	А	А	А	А	А	
$171 \sim 288$	А	А	А	А	А	А	В	
$289 {\sim} 544$	А	А	А	Α	А	В	С	
$545 \sim 960$	А	Α	А	А	В	С	D	
$961 \sim 1632$	А	А	А	В	С	D	Е	
$1633 \sim 3072$	А	Α	В	С	D	Е	Е	
$3073 \sim 5440$	А	В	С	D	Е	Е	Е	
$5441 \sim 9216$	В	С	D	Е	Е	Е	Е	
$9217 \sim 17408$	С	D	Е	Е	Е	Е	Е	
$17409 \sim 30720$	D	Е	Е	Е	Е	Е	Е	
≧ 30721	Е	Е	Е	Е	E	Е	Е	

2. 檢驗條件 / INSPECTION CONDITION

檢查和測量在下列條件下進行的,除非另有規定。 The inspection and meaurement are performed under the following conditions, unless otherwise specified.

溫度 / Temperature: 25±5°C

濕度 / Humidity: 50±10%R.H.

壓力 / Pressure: 860~1060hPa (mbar)

檢驗員拿的面板和眼睛之間的距離 / Distance between the panel and eyes of the inspector≧30cm



3. 品質檢驗規格 / SPECIFICATION FOR QUALITY CHECK

3.1缺陷分類 / DEFECT CLASSIFICATION

嚴重度	檢驗項目	缺陷	備註
Severity	Inspection Item	Defect	Remark
主要缺陷	1. 面板	(1) 無顯示	
Major	Panel	Non-displaying	
Defect		(2) 線缺陷	
		Line defects	
		(3) 故障	
		Malfunction	
		(4) 玻璃破損	
		Glass cracked	
	2. 軟板	(1) 軟板尺寸超規	不能組裝
	Film	Film dimension out of	Can not be
		specification	assembled
	3. 尺寸	(1) 外形尺寸超規	
	Dimension	Outline dimension out	
		of specification	
次要缺陷	1. 面板	(1) 玻璃刮傷	
Minor	Panel	Glass scratch	
Defect		(2) 玻璃切割異常	
		Glass cutting NG	
		(3) 玻璃崩邊、崩角	
	2. 偏光板	(1) 偏光板刮傷 Determine a sector	
	Polarizer	Polarizer scratch	
		(2) 表面汙漬	外觀缺陷
		Stains on surface	Appearance
		(3) 偏光板氣泡	defect
	3. 顯示	Polarizer bubbles (1) 暗點、亮點、髒污	
	Displaying	Dim spot、Bright spot、dust	
	4. 軟板	(1) 損傷	
	Film		
		(2) 異物	
		Foreign material	



3.2 出貨規格 / OUTGOING SPECIFICATION

項目 Item	描述 Description	標準 Criterion	允收 水準
I. 面板	1 .玻璃刮傷		AQL 次要
Panel	Glass scratch	寬 / Width長 / Length容許個數(mm)(mm)number ofWLpiecespermitted	Minor
		W≦0.03 忽略 忽略 Ignore Ignore	
		0.03< W \leq 0.05 L \leq 3 3	
		0.05< W 無 None	
		顯示區外忽略beyond A.A.Ignore	
	2. 玻璃破損 Glass crack	 (1) 裂紋 / Crack 擴展裂紋是不能接受的。 Propagation crack is not acceptable. 	主要 Major
	3. 玻璃崩邊、崩角 Glass chip	(1) 崩角 / Chip on corner	次要 Minor
		(2) 崩邊 / Chip on edge	·次要 Minor

- 21 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD RITEK GROUP Ritdisplay Corporation

項目	描述		桿	標準			允收	
ltem	Description			erion			水準	
Ⅰ. 面板	3. 玻璃崩邊、崩角						AQL 次要	
Panel	Glass chip	崩角	Size	崩邊	Size		Minor	
	Class onp	_所 円 Cipon	(mm)	_{所透} Chip on	(mm)			
		corner	()	edge	()	,		
		X	≦1.5	X	≦3.0)		
		Ý		Y				
		Z	 ≦t	Z				
		備註 / Note):					
		1.t = 玻璃	享度					
		t = glass	thickness					
		 崩邊或前 	角延伸到	TO 導線是	不能接受	的。		
		Chip on the corner extending into the ITO						
		contact is	s not accep	otable.				
	4. 尺寸	請參閱圖紙	的規範。				主要	
	Dimension	Refer to the	e drawing o	f the spec			Major	
II. 偏光板	1.刮傷	點狀按照"			的標準。		次要	
Polarizer	Scratch	Spot type in accordance with the criteria of						
		"Item II-3. Polarizer bubble".						
		線狀按照"項目 I-1 玻璃刮傷"的標準。						
		Line type in accordance with the criteria of "Item I-1. Glass scratch".						
		表面汙漬無法用軟布或類似的清潔物輕輕擦拭						
	Z. 农曲/7 項 Stains on	衣面/方俱無/云用軟/印以類/以10/肩/系/初輕輕/条/八 去除。						
	surface	云际。 Stains cannot be removed even when wiped						
		lightly with a soft cloth or similar cleaning.						
	3 . 偏光板氣泡	3 7 7		(mi			次要	
	Polarizer			容許個	/		Minor	
	bubble		尺寸	numbe				
			Size	pieces per	rmitted			
		4	Þ≦0.2	忽略	ŕ			
				Ignor	e			
		0.2<0	Ф≦0.5	2				
		0.5<0	Þ	0				
			示區外	忽略	r T			
		bey	ond A.A.	lg o	re			

- 22 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



項目 Item	描述 Description	標準 Criterion	允收 水準 AQL					
III. 顯示 Displaying	1. 耗電 Power consumption	i 該模組的工作電流消耗不應超出產品規格書的 規範。 The module operating current consumption should not go beyond the standard indicated in Product Specification						
	2. 像素尺寸 Pixel size	顯示像素的尺寸的公差應規格的±25%之内。 The tolerance of display pixel dimension should be within ±25% of specification.	次要 Minor					
	3. 顏色 Color	依據產品規格。 Refer to the product specification.	主要 Major					
	4. 亮度 Luminance	依據產品規格。 Refer to the product specification.	主要 Major					
	5. 暗點、亮點 、 髒污 Dimming spot、Lighting spot、Dust	平均直徑 容許個數 Average diameter number of D:(mm) pieces permitted D ≤ 0.1 忽略 Ignore 0.1 < D ≤ 0.15 0.1 < D ≤ 0.2 1 0.2 < D	次要 Minor					

- 23 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



項目 Item	描述 Description	標準 Criterion	允收 水準 AQL
III. 顯示 Displaying	5. 暗點、亮點 、 髒污 Dimming spot、Lighting spot、Dust	2. 長 容許個數 width(mm) length(mm) number of W L pieces permitted 20.03 W≤0.03 208 208 Ignore Ignore Ignore 0.03 U≤0.05 L≤3 3 0.05 W≤0.05 L≤3 3 0.05<	次要 Minor
IV. 軟板 Film	1. 尺寸 Dimension 2. 損傷 Damage	 軟板尺寸超規。 Film dimension out of Spec. 破損;深刮傷;深摺痕;深壓痕或其他損害是 不能接受的。 Crack; deep scratch; deep fold; deep pressure mark or other damage is not acceptable. 	主要 Major 次要 Minor
	3. 異物 Foreign material	導電異物附著在導線,軟板和玻璃之間的異物 是不能接受的。 Conductive foreign material sticking to the leads, foreign material between film and glass are not acceptable.	次要 Minor

- 24 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



14. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.


B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

Contrast Ratio = Luminance of all pixels on measurement Luminance of all pixels off measurement

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.






^{- 25 -} REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.



Vertical angles

Horizontal angles

Figure 3 Viewing angle


- 26 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



APPENDIX 2: MEASUREMENT APPARATUS

A. LUMINANCE/COLOR COORDINATE


PHOTO RESEARCH PR-670, Konica Minolta CA-410



PR-670 / Konica Minolta CA-410 Color Analyzer

B. CONTRAST / RESPONSE TIME / VIEWING ANGLE


WESTAR CORPORATION FPM-510



Westar FPM-510 Display Contrast / Response time / View angle Analyzer



C. ESD ON AIR DISCHARGE MODE



- 28 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling

1. When handling the module, wear powder-free anti static rubber finger cots/ anti-static clothing, anti-static gloves ,antistatic wrist strap and anti-static shoes

The environment should dispose the static elimination blower, anti-static pad, anti-static chair, and anti-static floor. The humidity maintains usually more than 40%




2. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).


- 29 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

C) RITEK GROUP RITDISPLAY Corporation

http://www.ritdisplay.com



3. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.




- 30 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD RITEK GROUP Ritdisplay Corporation

4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.



- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.



7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.




- 31 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{ØRITEK GROUP} **RiTdisplay Corporation**

 Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).




 Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.




- 32 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay. Use finger to insert COF /FPC into the connector when assembling the panel. Please refer to the photo.


() RITEK GROUP



COF: Use both thumbs




- 10. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 11. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering, and also avoid the high temperature to damage the Organic light-emitting materials.



- 33 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



- 13. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 14. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 15. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - 1. Use pulse heated bonding tool equipment
 - Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.S
 - 3. Bonding Force:--4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- ii. TAB Lead- free soldering wire process
 - In case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5°C at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 °C, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380°C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.



Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.




- 35 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ^{© RITEK GROUP} RiTdisplay Corporation

4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.


^{- 36 -} REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD RITEK GROUP Ritdisplay Corporation

- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.



Scrolling example




- 37 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.

- 38 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



Precautions for Storage and Reliability Test

1. Storage

Store the packed cartons or packages at 25°C±5°C, 55%±10%RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

2. Reliability Test

RiTdisplay only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.

- 39 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



APPENDIX 4: ROHS TEST REPORT

TEST REPORT

Page 1 of 8

NO.: A002R12052305-46R01

Date: May. 28, 2012

Customer: Kunshan Hutek Corporation Co.,Ltd 客户/申请商:昆山沪铼光电科技有限公司 Address: 88, Second Avenue, Kunshan Export Processing Zone, Jiangsu Province, China 地 址:江苏省昆山市综合保税区第二大道 88 号 Report on the submitted sample said to be 委托检验的样品及申请者对样品的说明如下 Sample name: OLED 样品名称: OLED Supplier: Hutek 供应商: 滤練 Manufacturer: Hutek 制造育: 澎鉾 Sample received date: May. 23, 2012

样晶接收日期: 2012-05-23

Testing Requested/ 萘 试 要 求:

1) As specified by client, to determine the Lead, Cadmium, Mercury, Hexavalent Chromium, PBB & PBDE content in the submitted sample in accordance with Directive 2002/95/EC (RoHS).

依照欧盟 RoHS 指令 2002/95/EC,测定委托样品中铅、镉、汞、六价铬、多溴联苯(PBBs)和多溴联苯醚(PBDEs)的含量。 As specified by client, to determine the Fluorine, Chlorine, Bromine and Iodine content in the submitted sample.

依据客户要求,测定委托样基中氟、氯、溴、碘的含量。

3) As specified by direct, to determine PFOS content in the submitted samples in accordance with Directive (EU) No 757/2010. 依照(EU) No 757/2010 指令,测定委托样品中的全氨辛烷磺酸(PFOS)的含量。

Results/ 结果:

Please refer to the next pages 见下页。

******FOR FURTHER DETAILS, PLEASE REFER TO THE FOLLOWING PAGE(S)****** ******更多详细信息请查阅下页****** Signed for and on behalf of Shenzhen AOV Testing Technology Co., Ltd, Kunshan Branch

Project Leader Maggie

LI Tingting, Maggle **Chemical Test Director**

Reviewed by: Weikin Wang Wexin, Weikin Technical Director

ma Approved by:"

Yuan Oi, Mickey Lab Manager

查询热线 86-512-5510-8000

沒城市安納特检测技术有限公司昆山分公司 ※第二本主点小主具やはた空山の町111/巻 りようは、約6-312-6550.8008(小目月に)、WWI-Golf.0078 (構造)室印刷匠的各数)

REV.: A07 - 40 -2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.






NO.: A002R12052305-46R01

TEST REPORT Date: May. 28, 2012

Page 2 of 8

esting method/ <u>测 试 方 法:</u> Testing Item/谢试项目	Pretreatment method / 前处理方法	Measuring instrument / 新试仪器	MQL
Lead (Pb)/铅(Pb)	IEC 62321: 2008, section 8/ IEC 62321: 2008, 第8部分	ICP-OES	2 mg/kg
Cadmium (Cd)/% (Cd)	IEC 62321: 2008, section 8/ IEC 62321: 2008, 第8部分	ICP-OES	2 mg/kg
Mercury (Hg)/汞 (Hg)	IEC 62321: 2008, section 7/ IEC 62321: 2008, 第7部分	ICP-OES	2 mg/kg
Chromium (Cr VI)/六价络(Cr ⁶⁺)	IEC 62321:2008, Annex C / IEC 62321: 2008, 附件 C	UV-VIS	2 mg/kg
PBBs/ PBDEs /多溴碳苯 (PBBs) 及多溴碳苯醚 (PBDEs)	IEC 62321: 2008, Annex A / IEC 62321: 2008, 附件 A	GC-MS	5 mg/kg
Fluorine/ Chlorine/ Bromine/ Iodine /皈(F)/ 氯(Ci)/ 溴(Br)/ 碘(I)	BS EN 14582: 2007	IC	50 mg/kg
PFOS	US EPA 3540C:1996	LC-MS	10 mg/kg

Test Flow/检测流程:




- 41 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



O TEST REPORT Page 3 of 8 Date: May. 28, 2012 NO: A002R12052305-46R01 2. To Determine Mercury Content: Tested by: (on old The sample is digested in the Add the digestion solution, close Weigh the sample microwave oven following a specific the microwave vessel. into a vessel. decomposition program. Cooling the vessel, filter; washed and Tested by ICP-OES Report filled to the mark with DI water. 测定汞含量/ 劉试人员 mall 样品在微波炉中按照预先制定 加入相关消解液,密封微波消 将称量好的样品放入消解罐中 的程序进行消解 解罐 取出消解罐, 过滤, 转移消解液 制作报告 用ICP-OES 测定 到容量瓶中, DI 水定容 3. To Determine-Hexavalent Chromium Content (for Polymer): Tested by: Janal Weigh the Filter, adjust the pH of the solution and Stir 3 hours while heating the samples sample; add filled to the mark with DI water. continuously to 90-95 °C, Gradually cool each the digestion solution to room temperature solution. Add the diphenylcarbazide solution Transfer a portion of the solution to absorption and adjust the pH to acidic. Report cell, measure the absorbance with UV-VIS. 测定六价铬含量(聚合物中) 测试人员: Vanal 过滤,调整溶液 PH 值,转移溶液到 在 90-95 ℃ 中持续加热搅拌 3 个 将称量好的样品放入锥形 小时,冷却至室温 容量瓶中, DI 水定容 瓶中,加入消解剂 添加最色剂,调整溶液 PH 值至酸性 将溶液转移到吸收池中, UV−VIS 测定 ◄ 制作报告 查询热线 85-512-5510-8000 国城市安備转位测技术有限公司昆山分公司 中国に応支払いを用き拡大で応知知を「多 中点であ、おから12-55123502 ジズ目は、www.anvt.som (関連協会対応変形の表現)
 (
)
 (
)
 (
)
 (
)
)
 (
)
)
)
 (
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
 /
)
 /
)
)
 /
)
 /
 /
)
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /
 /


- 42 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





- 43 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.





Test Results/ 测试结果:

1)

ltem/项目	Unit/单位	RoHS Limit/	Results/
		RoHS 限值	结果
Lead (Pb)/結 (Pb)	mg/kg	1000	N.D.
Cadmium (Cd)/镉 (Cd)	mg/kg	100	N.D.
Mercury (Hg)/汞(Hg)	mg/kg	1000	N.D.
Chromium (CrVI)/六价铬(CrVI)	mg/kg	1000	N.D.

躍現市安崎特権測技术有限公司昆山分公司 や日に本またより用き様式学科の時代「赤 ドネデル」の5-12-05108006余月以、enver.com く構造生産印刷页的条板)



- 44 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



VOV

TEST REPORT

- · · · · · · · · · · · · · · · · · · ·	0.10	•
Page	6 01	α.

Flame Retardants/祖燃剂	Unit/单位	RoHS Limit/ RoHS 限值	Results/ 结果
PBBs/多溴联苯	mg/kg	1000	N.D.
MonoBB/一溴联苯	mg/kg	1	N.D.
DBB/二溴联苯	mg/kg	1	N.D.
TrlBB/三溴联苯	mg/kg	1	N.D.
TetraBB/四溴联苯	mg/kg	1	N.D.
PentaBB/五溴联苯	mg/kg	1	N.D.
HexaBB/六渡联苯	mg/kg	/	N.D.
HeptaBB/七溴联苯	mg/kg	/	N.D.
OctaBB/八溴联苯	mg/kg	1	N.D.
NonaBB/九溴联苯	mg/kg	1	N.D.
DecaBB/十溴联苯	mg/kg	1	N.D.
PBDEs/多溴联苯醚	mg/kg	1000	N.D.
MonoBDE/一溴联苯醚	mg/kg	1	N.D.
DIBDE/二溴联苯酰	mg/kg	1	N.D.
TriBDE/三溴联苯醚	mg/kg	1	N.D.
TetraBDE/四溴联苯醚	mg/kg	1	N.D.
PentaBDE/五溴联苯醚	mg/kg	1	N.D.
HexaBDE/六溴联苯醚	mg/kg	Ì	N.D.
HeptaBDE/七溴联苯醚	mg/kg	1	N.D.
OctaBDE/八溴联苯醚	mg/kg	1	N.D.
NonaBDE/九溴联苯醚	mg/kg	1	N.D.
DecaBDE/十溴联苯醚	mg/kg	1	N.D.

2)

Item/项目	Unito	Limit/限值	Resultso
Fluorine (F)/氣 (F)	mg/kg	1	N.D.
Chlorine (Cl)/派 (Cl)	mg/kg	900	N.D.
Bromine (Br)/误 (Br)	mg/kg	900	N.D.
lodine (I)/绩 (I)	mg/kg	1	N.D.
Total (Br+ CI)/总计 (氯+溴)	mg/kg	1500	N.D.

ltem/项目	Unit/项目	Limit/聚值	Result/限值
Perfluorooctane Sulfonates (PFOS) 全氣辛烷磺酸 (PFOS)	mg/kg	See note 见备注	N.D.
PFOS Acid PFOS 酸类			
PFOS – Metal Salt PFOS – 全風弦类			

22. 製造安装時時台:面技术有限公司風山分公司 + 31:4月支払ら考さ43.5月44.8(5)「市 作业不ら、16:512.451210105 少月刊品。www.aovt.usm (株法は面印刷页加多数)







NO: A002R12052305-46R01

TEST REPORT Date: May. 28, 2012

Page 7 of 8

Note/备 注:

-The new RoHS directive 2011/65/EU, on Jul. 21, 2011 come into force, on Jan. 03, 2013 the formal implementation, Directive 2002/95/EC shall be repealed simultaneously.

- 欧盟新 RoHS 指令 2011/65/EU,于 2011 年 7 月 21 日生效,2013 年 1 月 3 日正式实施,指令 2002/95/EC 同时废止。
- Specimens, which requested to determine Lead, Cadmium and Mercury Content, have been dissolved completely.
- 对于检测铅、镉、汞的样品已完全溶解。
- Reference information: Directive (EU) No 757/2010
- 相关信息; (EU) No 757/2010 指令
- (i) May not be placed on the market or used as a substance or constituent of preparations in a concentration equal to or higher than 0.001% by mass.
- -(f) 不可于市场销售全氟辛烷磺酸化合物,其在成品中的浓度不得相等或超过总体的0.001%;
- (ii) May not be placed on the market in semi-finished products or articles, or parts thereof, if the concentration of PFOS is equal to or higher than 0.1% by mass calculated with reference to the mass of structurally or microstructurally distinct parts that contain PFOS or, for textiles or other coated materials, if the amount of PFOS is equal to or higher than 1µg/m² of the coated material.
- (ii) 不得销售全氟辛烷磷酸化合物浓度相等于或超过总体 0.1%的半制成品或半制成品的部件;在纺织品或其他涂层物料,全氟 辛烷磺酸化合物含量必须少于每平方米1微克。
- mg/kg=ppm
- N.D.=not detected(<MQL)
- N.D. =未检出(<MQL)
- MQL=Method Quantitation Limit
- MQL=方法定量检测下限
- Photo is included
- 附相片

湿堤市安姆特核湖技术有限公司昆山分公司 * 第二年4月二十年年9日末年日本約1411年 9日本年4,86512-0513100日 の目前は、www.anvt.orm (通知注意日期首約各面)








NO.: A002R12052305-46R01

TEST REPORT Date: May. 28, 2012

Photograph of Sample 样品相片 Page 8 of 8



OLED

****End of Report**** ****报告结来****

查询热线
 86-512-5510 8000

間域市安備特益開技术有限公司昆山分公司 → RESまましょ用き様式全点5.8557.8 ままやれ, 80-512-0519 88回 のそ月は、www.anit.com (健康度留好単式的多数)

- 47 - REV.: A07 2022/02/10 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.