WINSTAR Display

OLED SPECIFICATION

Model No:

WEO002002ALPP3N00000

New Product only for reference

SPECIFICATION Version: E



APPROVED BY:

(FOR CUSTOMER USE ONLY)

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY
RELEASE DATE:			

MODEL NO:

REC	ORDS OF REV		DOC. FIRST ISSUE
VERSION	DATE	REVISED PAGE NO.	SUMMARY
0	2015/07/17		First release
A	2015/11/30		Modify Life Time
В	2016/02/02		Modify Electrical Characteristics.
С	2016/03/23		Modify Static electricity test
D	2016/08/03		Modify thickness.
E	2016/11/21	, C	Add FPC bending rule



Contents

- 1. Module Classification Information
- 2. General Specification
- 3.Contour Drawing & Block Diagram
- 4.Interface Pin Function
- 5. Absolute Maximum Ratings
- **6.**Electrical Characteristics
- **7.Optical Characteristics**
- **8.OLED** Lifetime
- 9.Reliability
- 10.Inspection specification
- 11.Precautions in use of OLED Modules


1.Module Classification Information \underline{W} \underline{E} \underline{O} $\underline{OO2002}$ \underline{A} \underline{L} \underline{P} \underline{P} $\underline{3}$ \underline{N} $\underline{0}$ $\underline{0$

1	Brand : WINSTAR DISPLAY CORPORATION										
2	E : OLED	E:OLED									
3	Display Type : H \rightarrow Character, G \rightarrow Graphic , X \rightarrow TAB ,O \rightarrow COG , F \rightarrow COG (with Frame)										
4	Display Font : C	haracter 20 words, 02 Lines.		× ·							
5	Serials code										
		A : Amber	R : Red	C : Full Color							
6	Emitting Color	B : Blue	W : White	<i>Y</i>							
0	Emitting Color	G : Green	L : Yellow								
		S : Sky Blue	X : Dual Color								
7	Polarizer	P: With Polarizer; N: Without Po	larizer								
/	Polarizer	A : Anti-glare Polarizer									
8	Display Mode	P: Passive Matrix ; N: Active M	P: Passive Matrix ; N: Active Matrix								
9	Driver Voltage	3:3.0~3.3V ; 5:5.0V									
10	Touch Panel	N: Without touch panel; T: With	touch panel								
		0 : Standard									
		1 : Sunlight Readable									
11	Product type	2 : Transparent OLED (TOLED)									
		3 : Flexible OLED (FOLED)									
		4 : OLED Lighting									
		0 : Standard									
12	Inspection	2 : Special grade									
12	Grade	C: Automotive grade									
		Y : Consumer grade									
13	Interface	0 ∶ Default ; F ∶ FPC ; H ∶ Hot ba	ar; D: Demo Kit								
14	Serial No. Serial number(00~ZZ)										

2.General Specification

Item	Dimension	Unit
Number of Characters	20 characters x 2 Lines	—
Module dimension	84.5 x 19.28 x 2.17	mm
View area	75.52 x 13.52	mm
Active area	73.52 x 11.52	mm
Dot size	0.62 x 0.67	mm
Dot pitch	0.65 x 0.70	mm
Character size	3.22 x 5.57	mm
Character pitch	3.70 x 5.95	mm
LCD type	OLED , Yellow	
Duty	1/16	
IC	SSD1311	

3. Contour Drawing & Block Diagram



	RS		C1~C20 .	
MPU	R/W#	SSD1311		
	E	Controller IC	S1~\$80 k	20 X 2 OLED
68 Series			·٬	
	DB0~DB7		I	

Display Position	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
DD RAM Address	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	OE	OF	10	11	12	13
DD RAM Address	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53

4. Interface Pin Function

When this pin is pulled HIGH, internal VDD regulator is enable (5V I/O application). When this pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/O application). 5 SHLC 1 This pin is used to determine the Common output scanning direction. COM scan direction SHLC 1 COM scan direction 1 COM ot COM31 (Normal) 0 COM31 to COM0 (Reverse) Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO 6 SHLS 1 This pin is used to change the mapping between the display data column address and the Segment driver. SEG sean direction 1 1 SEG to SEG99 (Normal) 0 SEG99 to SEG0 (Reverse) Note (1) 0 is connected to VSS (2) 1 is connected to VSS (2) 1 is connected to VSS (2) 1 is connected to VSS (2) 1 is connected to VSS (2) 1 is connected to VDDIO The supplication (internal VDD is disabled), this is a power input pin. 7 VDD P Power supply for core logic operation. VDD can be supplication (internal VDD is enabled), VDD is regulated internally. In 5V IO application (internal VDD is enabled), this is a po	Pin No.	Symbol	Pin Type	Description						
When external VSL is not used, this pin should be left open. When external VSL is used, connect with resistor and diode to ground (details depend on application). 3 VSS P Ground pin. It must be connected to external ground. 4 REGVDD I Internal VDD regulator selection pin in 5V I/O application mode When this pin is pulled HIGH, internal VDD regulator is enable (5V I/O application). 5 SHLC I This pin is sueld to determine the Common output scanning direction. 5 SHLC I This pin is used to determine the COMMON output scanning direction. 6 SHLS I This pin is used to determine the COMMON (Reverse) Note (1) 0 is connected to VSS (2) L is connected to VSS (2) L is connected to VDDIO 6 SHLS I This pin is used to change the mapping between the display data column address and the Segment driver. SEG scan direction SHLS SEG direction SHLS 7 VDD P Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is enabled), VDD is regulate internally from VDDIO. A capacitor should be connected between VDD and VSS under a circumstances. 8 VDDIO P Low voltage power supply and power supply for interface logic level in both Low VODIO. A capacitor should be connected between VDD and WSS under a circumstances.	1	NC	_	No connection						
4 REGVDD I Internal VDD regulator selection pin in 5V I/O application mode When this pin is pulled HIGH, internal VDD regulator is enable (5V I/O application). When this pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/O application). 5 SHLC I This pin is used to determine the Common output scanning direction. COM scan direction 5 SHLC I This pin is used to determine the Common output scanning direction. COM scan direction 6 SHLS I COM scan direction 1 COM 010 COM31 (Normal) 0 0 COM31 to COM0 (Reverse) Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO 6 SHLS I 1 SEG direction 1 SEG direction 1 SEG direction 1 SEG of SEG9 (Normal) 0 SEG99 to SEG0 (Reverse) Note (1) 0 is connected to VDDIO 7 VDD P Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. 1 In VDIO application (internal VDD is enabled), VDD is regulate internally from VDDIO. 8	2	VSL	Р	When external VSL is not used, this pin should be left open. When external VSL is used, connect with resistor and diode to						
When this pin is pulled HIGH, internal VDD regulator is enable (5V I/O application). When this pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/O application). 5 SHLC I This pin is used to determine the Common output scanning direction. COM scan direction SHLC I COM scan direction I COM of COM31 (Normal) 0 COM31 to COM0 (Reverse) Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO SEG scan direction I SEG scan direction SHLS I SEG scan direction SEG scan direction I SEG of SEG99 (Normal) 0 SEG99 to SEG0 (Reverse) Note (1) 0 is connected to VDDIO 7 VDD 7 VDD 7 P 9 Power supply for core logic operation. VDD can be supplication (internal VDD is disabled), this is a power input pin. In SV IO application (internal VDD is enabled), VDD is regulate internally. In VIO application (internal VDD is enabled), VDD is regulate internally from VDDIO. 8 VDDIO 8 VDDIO	3	VSS	Р							
a direction. COM scan direction SHLC COM scan direction 1 COM to COM31 (Normal) 0 COM31 to COM0 (Reverse) Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO Comain address and the Segment driver. SEG scan direction SEG scan direction 1 SEG of SEG0 (Reverse) Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO SEG scan direction 1 SEG of SEG0 (Reverse) Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO VDD 7 VDD 7 VDD 7 VDD 8 VDDIO 8 VDDIO 9 Low voltage power supply and power supply for interface logic level in both Low Voltage I/O and 5V I/O application. It shoul match with the MCU interface voltage level and must be connected to external source.	4	REGVDD	Ι	When this pin is pulled LOW, internal VDD regulator is disabled						
6 SHLS I This pin is used to change the mapping between the display data column address and the Segment driver. SEG scan direction SEG direction I 1 SEG to SEG99 (Normal) 0 0 SEG99 to SEG0 (Reverse) Note Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO 7 VDD P Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. In 5V IO application (internal VDD is enabled), VDD is regulated internally from VDDIO. A capacitor should be connected between VDD and VSS under a circumstances. 8 VDDIO P Low voltage power supply and power supply for interface logic level in both Low Voltage I/O and 5V I/O application. It shoul match with the MCU interface voltage level and must be connected to external source.	5	SHLC	Ι	direction. COM scan direction SHLC COM scan direction 1 COM0 to COM31 (Normal) 0 COM31 to COM0 (Reverse) Note (1) 0 is connected to VSS						
7 VDD P Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. In 5V IO application (internal VDD is enabled), VDD is regulated internally from VDDIO. A capacitor should be connected between VDD and VSS under a circumstances. 8 VDDIO P Low voltage power supply and power supply for interface logic level in both Low Voltage I/O and 5V I/O application. It should match with the MCU interface voltage level and must be connected to external source.	6	SHLS	I	This pin is used to change the mapping between the display dataSEG scan directionSEG scan direction1SEG0 to SEG99 (Normal)0SEG99 to SEG0 (Reverse)Note(1) 0 is connected to VSS						
level in both Low Voltage I/O and 5V I/O application. It should match with the MCU interface voltage level and must be connected to external source.				Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. In 5V IO application (internal VDD is enabled), VDD is regulated internally from VDDIO. A capacitor should be connected between VDD and VSS under all						
9 BS0 I MCU bus interface selection pins. Select appropriate logic	8	VDDIO	Р	level in both Low Voltage I/O and 5V I/O application. It should match with the MCU interface voltage level and must be						
	9	BS0	Ι	MCU bus interface selection pins. Select appropriate logic						

WINSTAR

10	BS1		setting as described in the following table. BS2, BS1 and BS0 are
11	DCO		pin select.
11	BS2		Bus Interface selection
			BS[2:0] Interface
			000 Serial Interface
			001 Invalid
			010 I ² C
			011 Invalid
			100 8-bit 6800 parallel
			101 4-bit 6800 parallel
			110 8-bit 8080 parallel
			111 4-bit 8080 parallel
			Note
			(1) 0 is connected to VSS
			(2) 1 is connected to VDDIO
12	GPIO	I/O	It is a GPIO pin. Details refer to OLED command DCh.
13	CS#	Ι	This pin is the chip select input connecting to the MCU.
15	0.511	1	The chip is enabled for MCU communication only when CS# is
			pulled LOW (active LOW).
			-
	556"	•	In I2C mode, this pin must be connected to VSS.
14	RES#	Ι	This pin is reset signal input.
			When the pin is pulled LOW, initialization of the chip is executed.
			Keep this pin pull HIGH during normal operation.
15	D/C#	Ι	This pin is Data/Command control pin connecting to the MCU.
			When the pin is pulled HIGH, the data at D[7:0] will be
			interpreted as data.
			When the pin is pulled LOW, the data at D[7:0] will be transferred
			to a command register.
			In I2C mode, this pin acts as SA0 for slave address selection.
			When serial interface is selected, this pin must be connected to
			VSS.
16	R/W#(WR#)	I	This pin is read / write control input pin connecting to the MCU
10		\wedge	interface.
			When 6800 interface mode is selected, this pin will be used as
		Y	-
		7	Read/Write (R/W#) selection input. Read mode will be carried out
)	when this pin is pulled HIGH and write mode when LOW.
			When 8080 interface mode is selected, this pin will be the Write
			(WR#) input. Data write operation is initiated when this pin is
			pulled LOW and the chip is selected.
			When serial or I2C interface is selected, this pin must be
			connected to VSS.

17	E(RD#)	Ι	This nin i	MCUir	terface input.					
17	E(KD#)	1				ected this nin	will be used as the			
			Enable (E		ce mode is serv	ected, uns pm	will be used as the			
					on is initiated	when this nin i	is pulled HIGH and			
			Read/write operation is initiated when this pin is pulled HIGH the chip is selected.							
			-			acted this nin	receives the Read			
			When 8080 interface mode is selected, this pin receives the Rea (RD#) signal. Read operation is initiated when this pin is pulled							
			· · · ·		is selected.	initiated when	uns pin is puned			
						elected, this pir	n must he			
			connected			liceted, uns ph	in must be			
18	D0	I/O	. –	s are bi-d	irectional data	ubus connectir	ng to the MCU data			
19	D1		bus. Unused pi	ins are red	commended to	o tie LOW.				
20	D2						be the serial clock			
21	D3		the serial			ai data input: S	SID and D2 will be			
22	D4		When I2C	mode is	selected, D2,		tied together and			
23	D5		serve as S input, SC		DAin in appli	cation and D0	is the serial clock			
24	D6		1		A					
25	D7									
26	IREF	Ι	This pin is	s the segr	nent output cu	rrent reference	e pin.			
			IREF is su	upplied ex	xternally.		_			
						etween this pir	n and VSS to			
					around 15uA					
27	ROM0	Ι					select appropriate			
28	ROM1					ollowing table	. ROM1 and			
20	Rom				ct as shown in	below table:				
			Character							
			ROMI	ROM0	ROM					
			0	0	AB					
			1	0	C					
			1	1	S/W selectable	(3)				
)	Note							
			(1) 0 is co							
			(2) 1 is co	nnected t	o VDDIO					
29	OPR0	Ι	This pin is	s used to	select the char	acter number	of character			
30	OPR1		generator.							
50	UI KI		Character	RAM se	lection					
			OPRI	OPR0	CGROM	CGRAM				
			1	1	256	0	4			
			0	0	248 250	8	-			
			0	0	240	8	1			
			Note		•		-			
			(1) 0 is co	nnected t	o VSS					
			· /		o VDDIO					
			(2) 1 is co	nnected t	o VDDIO					

31	VCOMH	Р	COM signal deselected voltage level.
			A capacitor should be connected between this pin and VSS.
			No external power supply is allowed to connect to this pin.
32	VCC		Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.
33	NC	_	No connection

5.Absolute Maximum Ratings

Item	Symbol	Min	Max	Unit	Notes
Input Voltage	Vı	-0.3	VDD	V	
Supply Voltage For Logic	VDD-Vss	-0.3	3.6	V	
Operating Temperature	Тор	-40	+80	°C	\ •
Storage Temperature	Тѕт	-40	+80	°C	

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate

6.Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	VDD-VSS	_	2.8	3.0	3.3	V
Supply Voltage For Display	VCC		8	9	10	V
Input High Volt.	VIH	_	0.8 VDD	_		V
Input Low Volt.	VIL	_	_	_	0.2VDD	V
Output High Volt.	VOH	IOH=-0.5mA	0.9 VDD	_		V
Output Low Volt.	VOL	IOL=0.5mA	-	ľ.	0.1 VDD	V
50% Check Board operating Current	ICC	VCC=9V	14	15	18	mA


Note: When you use 3.3V for logic, the user device must satisfy:

MCU (pic 24 or higher)

Power supply cannot be less than 3.3V (battery driven not recommended)

7.Optical Characteristics

ltem	Symbol	Condition	Min	Тур	Max	Unit
View Angle	(V)θ		160			deg
	(Н)ф		160			deg
Contrast Ratio	CR	Dark	2000:1		-0	
Response Time	T rise	_		10		μs
	T fall	_		10		μs
Display with 50% check Board Brightness			120	130		cd/m2
CIEx(Yellow)		x,y(CIE1931)	0.45	0.47	0.49	
CIEy(Yellow)		x,y(CIE1931)	0.48	0.50	0.52	



8.OLED Lifetime

ITEM	Conditions	Min	Тур	Remark
Operating Life Time	Ta=25℃ / Initial 50% check board brightness Typical Value	50,000 Hrs	_	Note

Notes:

- 1. Life time is defined the amount of time when the luminance has decayed to <50% of the initial value.
- 2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions.
- 3. Screen saving mode will extend OLED lifetime.

9.Reliability

Content of Reliability Test

Environmenta	l Test		
Test Item	Content of Test	Test Condition	Applicable Standard
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80℃ 240hrs	- >
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-40°C 240hrs	-
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	80°C 240hrs	
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-40°C 240hrs	
High Temperature/ Humidity Storage	Endurance test applying the high temperature and high humidity storage for a long time.	60°C,90%RH 240hrs	
Temperature Cycle	Endurance test applying the low and high temperature cycle. -40°C _25°C _80°C 30min 5min 30min 1 cycle	-40°C/80°C 100 cycles	
Mechanical Tes	st		
Vibration test	Endurance test applying the vibration during transportation and using.	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hr	
Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G Half sin wave 11 ms 3 times of each direction	
Atmospheric pressure test	Endurance test applying the atmospheric pressure during transportation by air.	115mbar 40hrs	
Others			
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=±600V(contact) ±800v(air), RS=330Ω CS=150pF 10 times),

*** Supply voltage for OLED system =Operating voltage at 25 $^\circ\!\mathrm{C}$

Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability. After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

APPENDIX:


RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

10.Inspection specification

NO	Item	Criterion				AQL
01	Electrical		cal, horizo	ontal segment, seg	ment contrast	
	Testing	defect.				
		1.2 Missing character, dot or icon.				
		1.3 Display malfu				
		1.4 No function c				0.65
				exceeds product sp	pecifications.	0.00
		1.6 OLED viewin	• •	efect.	X	
		1.7 Mixed produce 1.8 Contrast defe				2
			501.			
02	Black or	2.1 White and bla	ack spots	on display ≤ 0.25	mm, no more than	
	white	three white or bla				
	spots on			ore than two spots	s or lines within	2.5
	OLED	3mm.				2.5
	(display					
	only)		•		~	
03	OLED	3.1 Round type :		SIZE		
	black spots,	following drawing Φ=(x + y) / 2	J	SIZE	Acceptable Q TY	
	white	$\Psi^{-}(X^{+}y)/Z$		Φ≦0.10	Accept no	
	spots,	└─ ⋗ ^┢		₩ = 0.10	dense	
	contamina			0.10<	2	2.5
	tion	- T	. I	↓ Φ≦0.20		
	(non-displ		>	0.20<	1	
	ay)			Φ≦0.25		
			Y	0.25<Φ	0	
		3.2 Line type : (A	s followin		•	
			Length	Width	Acceptable Q TY	
		/¥ w		W≦0.02	Accept no dense	
			L≦3.0	$0.02 < W \le 0.03$		2.5
	\sim		 L≦2.5		2	
				0.05 <w< td=""><td>As round type</td><td></td></w<>	As round type	
0.4	Dellaria	ŕ				
04	Polarizer bubbles	If bubbles are vis	vible	Size Φ	Accortable O TV	
	DUDDIES	judge using black	•	$\Phi \leq 0.20$	Acceptable Q TY Accept no dense	
		specifications, no				
		to find, must che		$0.20 < \Phi \le 0.50$	3	2.5
		specify direction.		0.50<Φ≦1.00		
		-		1.00<Φ	0	
				Total Q TY	3	


NO	Item	Criterion			AQL
05	Scratches	Follow NO.3 OLED bl	ack spots, white spot	s, contamination	
		Symbols Define: x: Chip length y	r: Chip width z: C : Glass thickness a:	Chip thickness	
		6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels:			
06	Chipped glass		y: Chip width Not over viewing area Not exceed 1/3k	$ \begin{array}{c c} x: Chip \ length \\ x \leq 1/8a \\ \hline x \leq 1/8a \end{array} $	2.5
		 ○ If there are 2 or mo 6.1.2 Corner crack: 	re chips, x is total len	gth of each chip.	
		z: Chip thickness	y: Chip width	x: Chip length	
		Z≦1/2t	Not over viewing area	x≦1/8a	
		$1/2t < z \leq 2t$	Not exceed 1/3k	x≦1/8a	
		\odot If there are 2 or mo	re chips, x is the total		



NO	Item	Criterion	AQL
07	Cracked glass	The OLED with extensive crack is not acceptable.	2.5
08	Backlight elements	 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. 	0.65 2.5 0.65
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.9.2 Bezel must comply with job specifications.	2.5 0.65
10	РСВ、СОВ	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down. 	 2.5 2.5 2.5 2.5 0.65 0.65 2.5
11	Soldering	 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. 	2.5 2.5 2.5 0.65

NO	Item	Criterion	AQL
		12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.	2.5
		12.2 No cracks on interface pin (OLB) of TCP.	0.65
		12.3 No contamination, solder residue or solder balls on	2.5
		product.	2.5
		12.4 The IC on the TCP may not be damaged, circuits.	2.5
		12.5 The uppermost edge of the protective strip on the	
10	General	interface pin must be present or look as if it cause the interface pin to sever.	2.5
12	appearance	12.6 The residual rosin or tin oil of soldering (component or	2.5
		chip component) is not burned into brown or black color.	0.65
		12.7 Sealant on top of the ITO circuit has not hardened.	0.65
		12.8 Pin type must match type in specification sheet.	0.65
		12.9 OLED pin loose or missing pins.	
		12.10 Product packaging must the same as specified on packaging specification sheet.	0.65
		12.11 Product dimension and structure must conform to	
		product specification sheet.	

7



11.Precautions in use of OLED Modules

Modules


(1) Avoid applying excessive shocks to module or making any alterations or modifications to it.

- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of OLED display module.
- (3)Don't disassemble the OLED display module.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist OLED display module.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.
- (8) It's pretty common to use "Screen Saver" to extend the lifetime and Don't use fix information for long time in real application.
- (9)Don't use fixed information in OLED panel for long time, that will extend "screen burn" effect time..
- (10)Winstar has the right to change the passive components, including R2and R3 adjust resistors. (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- (11)Winstar have the right to change the PCB Rev. (In order to satisfy the supplying stability, management optimization and the best product performance...etc, under the premise of not affecting the electrical characteristics and external dimensions, Winstar have the right to modify the version.)

11.1. Handling Precautions

- (1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- (2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- (3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- (4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- (5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent
 - Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy. Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - Also, pay attention that the following liquid and solvent may
 - * Water
 - * Ketone
 - * Aromatic Solvents
- (6) Hold OLED display module very carefully when placing OLED display module into the System housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts.

These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- (7) Do not apply stress to the LSI chips and the surrounding molded sections.
- (8) Do not disassemble nor modify the OLED display module.
- (9) Do not apply input signals while the logic power is off.
- (10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity.
- * Be sure to make human body grounding when handling OLED display modules.
- * Be sure to ground tools to use or assembly such as soldering irons.
- * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
- * Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protectivefilm.

(11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5.

(12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

11.2. Storage Precautions

(1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments.

(We recommend you to store these modules in the packaged state when they were shipped from Winstar.

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

(2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

11.3. Designing Precautions

(1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.

(2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.

(3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)

(4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.

(5) As for EMI, take necessary measures on the equipment side basically.

(6) When fastening the OLED display module, fasten the external plastic housing section.

(7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.

* Connection (contact) to any other potential than the above may lead to rupture of the IC.

11.4. Precautions when disposing of the OLED display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

11.5. Other Precautions

- (1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
- Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- (2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules.
- * Pins and electrodes
- * Pattern layouts such as the TCP & FPC
- (3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.
- * Design the product and installation method so that the OLED driver may be shielded from light in actual usage.
- * Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.
- (4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- (5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.
- (6)Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.
- (7)Our company will has the right to upgrade and modify the product function.
- (8) The limitation of FPC bending

